Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 425 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
695
601
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (20A)Arrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4Intel 20ATSMC N3BTSMC N3BIntel 18A
DateQ4 2023Q1 2025 ?Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P6P + 8E ?8P + 16E4P + 4E4P + 8E
LLC24 MB24 MB ?36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,000
  • LNL.png
    881.8 KB · Views: 25,481
Last edited:

511

Senior member
Jul 12, 2024
298
195
76
Shareholders don't realise how difficult,costly is to run FAB Manufacturing Buisness is especially in West Due to labour and various other stuff.There is a reason only Intel, Samsung,TSMC are the only 3 Leading edge logic Fab.Fab reporting from intel was going to be worse either way due to the horrendous cost structure of Intel 7 .
 

KompuKare

Golden Member
Jul 28, 2009
1,164
1,426
136
Arrow Lake: the new generation CPUs have at least 100W lower power consumption while maintaining high frequecnies. The updated process eliminates previous high voltage issues, ensuring stability.
Performance details of the new generation are confidential but expected to be impressive.


Today leaks power plan of Arrow Lake...Still a lot for 3nm jump for Core Ultra 9 ... 295W powerlimit on Intel Extreme profile (pushed for reviewers)View attachment 104901
The one thing I was hoping for from Intel was a return to saner power limits. This does not bode well.
 

gdansk

Platinum Member
Feb 8, 2011
2,843
4,239
136
Shareholders don't realise how difficult,costly is to run FAB Manufacturing Buisness is especially in West Due to labour and various other stuff.T
Doesn't Samsung have one of their large 8nm fabs in Texas?
Not leading edge anymore but it was at the time and it seems they're planning to do it again.

Anyway I realize now this isn't the Intel financials thread.
 

dullard

Elite Member
May 21, 2001
25,476
3,976
126
The one thing I was hoping for from Intel was a return to saner power limits. This does not bode well.
So lets assume this table is correct (I didn't see any source that Jaykihn references).
  • There are 14 power drops (median 19.8% lower power setting). This is across all chips and all power settings of each chip.
  • There is 1 power setting increase (16.6% up but only for the i9, PL2, extreme power setting).
And you call that not boding well?
 
Last edited:

inquiss

Member
Oct 13, 2010
183
263
136
I really don't see the investors having a case here. "Feeling misled" certainly isn't evidence. They need to point to specific lies.

They can talk about the "state of fabs" all they want - but Intel didn't ever have to report on the independent finances of fabs when they were a vertically integrated and proprietary to Intel's own internal designs. There were no "independent finances" of fabs prior to them being split off just like there's no independent profitability report of the HR department or IT department reported to investors.
Yeah, as I said I'm not talking about the intel case. More the general point that it's not always investors fault. There are exceptions.
 
Reactions: Tlh97

ondma

Platinum Member
Mar 18, 2018
2,999
1,520
136
Can the premiere take place earlier?
Wont say, "I told you so" but ...... (not directed at you specifically)
I have said many times that ARL will be a 2025 product, ~6 months behind Zen5, trading blows in performance, and still using more power.
Intel may have caught a break, though, in that so far Zen 5 doesn't seem to be a home run either, especially in gaming.

Edit: Intel says ARL launch is not affected (yea, right), so I could still be wrong. But I still think good availability, even on desktop, wont be until 2025.
 
Last edited:

jdubs03

Senior member
Oct 1, 2013
700
315
136

ondma

Platinum Member
Mar 18, 2018
2,999
1,520
136
So lets assume this table is correct (I didn't see any source that Jaykihn references).
  • There are 14 power drops (median 19.8% lower power setting). This is across all chips and all power settings of each chip.
  • There is 1 power setting increase (16.6% up but only for the i9, PL2, extreme power setting).
And you call that not boding well?
Less than 20% power drop going from 7(or 10??) nm to 3 nm seems like a mediocre improvement, unless performance is significantly improved, which seems unlikely. And AMD has proven it is possible to get similar performance at much lower power. Intel's big cores desperately need a ground up redesign.
 

Geddagod

Golden Member
Dec 28, 2021
1,295
1,368
106
Less than 20% power drop going from 7(or 10??) nm to 3 nm seems like a mediocre improvement, unless performance is significantly improved, which seems unlikely. And AMD has proven it is possible to get similar performance at much lower power. Intel's big cores desperately need a ground up redesign.
I actually think LNC, Zen 4, and funnily enough Zen 5 along with that, are all going to have spectacularly similar spec2017 INT core/ring-power perf/watt graphs when Huang tests them out in a couple of weeks.
 

dullard

Elite Member
May 21, 2001
25,476
3,976
126
Less than 20% power drop going from 7(or 10??) nm to 3 nm seems like a mediocre improvement, unless performance is significantly improved, which seems unlikely. And AMD has proven it is possible to get similar performance at much lower power. Intel's big cores desperately need a ground up redesign.
I would be careful with calling it less than 20% power drop. You are glossing over a lot of details there. Go with maximum power level settings to be more accurate. How long the CPUs are at their maximums determines the actual power usage.

Performance is significantly improved, but probably mostly in areas that you will claim not to care about.
 

inquiss

Member
Oct 13, 2010
183
263
136
I really don't see the investors having a case here. "Feeling misled" certainly isn't evidence. They need to point to specific lies.

They can talk about the "state of fabs" all they want - but Intel didn't ever have to report on the independent finances of fabs when they were a vertically integrated and proprietary to Intel's own internal designs. There were no "independent finances" of fabs prior to them being split off just like there's no independent profitability report of the HR department or IT department reported to investors.
I'm really sure why you're quoting me, I said I'm not commenting on this case for intel. To be clear, I'm not commenting on intel.
 

ondma

Platinum Member
Mar 18, 2018
2,999
1,520
136
I would be careful with calling it less than 20% power drop. You are glossing over a lot of details there. Go with maximum power level settings to be more accurate. How long the CPUs are at their maximums determines the actual power usage.

Performance is significantly improved, but probably mostly in areas that you will claim not to care about.
I was using your numbers, dude.
 

511

Senior member
Jul 12, 2024
298
195
76
I actually think LNC, Zen 4, and funnily enough Zen 5 along with that, are all going to have spectacularly similar spec2017 INT core/ring-power perf/watt graphs when Huang tests them out in a couple of weeks.
The disappointing part would be Skymomt beating Zen4/RPC at low power level 🤣
 

Philste

Senior member
Oct 13, 2023
251
444
96
These PLs are wild. ARL looks bad but a the same time PTL-H is only 64W PL2 with 16 Cores and 1536 ALU iGPU. I mean MTL-U has 57W PL2 being a 2+8 with 512 ALUs.
 

OriAr

Member
Feb 1, 2019
96
88
91
A 4P+4E Core Ultra 3 would be amazing value for the sub $150 market while demolishing anything AMD has to offer in that price range.
Should offer a big MT performance boost over previous gen as well, and gaming performance will be more than good enough for that price range.
 

DavidC1

Senior member
Dec 29, 2023
782
1,241
96
Another Intel mistake. Cancelling hybrid Falcon Shores.

AMD on MI300 announced that it's the fastest product to reach $1 billion in revenue. In this dire time, $1 billion could have been a boon to Intel. I doubt it's just "AIeee" why companies are snapping up MI300. Combined high performance CPU/GPU has many other uses and it's a unique product.

Along the way of "saving" money Intel will inevitably make more long term mistakes. Sure, maybe when all 110K employees are gone and the company goes down they'll save $20 billion per year!
Thanks for the link, there’s too many products now, can’t keep up with them all. Has the 500 W for Turin been confirmed? I haven’t seen it in any of the AMD stuff.
The 192 core Turin Dense and 128 core Turin are both 500W.
 
Last edited:

DavidC1

Senior member
Dec 29, 2023
782
1,241
96
Explain to me what PL2 has to do with battery life...
Does it mean Panther Lake can POTENTIALLY use more power than Lunar Lake? Yes!
Does it mean it WILL use more power than Lunar Lake? No!
Of course you are absolutely right. But take that into account with other factors.

-Pantherlake has one more tile, separating the GPU tile.
-Does it have the System Level Cache?
-What about the power optimized LPDDR PHY?
-Lunarlake will achieve fantastic battery life with just two core types. Why does Pantherlake add LPe again?

Look how the LPE core uses more power at the same frequency than the regular E core. Not by a small amount either. E core is using about 3W and the LPE is using more than 5W.

According to the above graph, they could have just skipped the LPE core and let the regular E core cluster handle it and it would have actually saved quite a bit of power. This is in fact what Lunarlake does. In LNL presentations sometimes it seems they attribute power savings entirely to the Skymont cluster.

Everytime you are jumping to another cluster you have delays in making the previous core sleep and waking up the new one. Having three means more delays, and more delays mean less opportunity for power savings.
 

DavidC1

Senior member
Dec 29, 2023
782
1,241
96
Hopefully It won't have a third core type like ARL-H in the SoC tile.
BTW, MTL-U is 2P+8E+2LPE.
Pantherlake does have the LPE core again. I'm not sure if it's with other cores or in the PCD.

It has three active tiles: GPU, Compute/NPU, PCD or Platform Controller Die. It has two additional tiles but they are passive and for structural support.

I think the problem they have with MTL's LPE core not working to save power isn't just the slowness of it. Since you need to hand the state of the machine from one core type to the other and it has to happen very, very fast(milliseconds), there will be a point when both of the tiles have to be active. If that period is too long you aren't saving power.

Also you are adding redundant circuitry, because if you are turning one tile off entirely you have to have two of them. I think they mentioned that regarding media in the MTL presentation.
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |