- Mar 3, 2017
- 1,749
- 6,614
- 136
I don't see much point. Those GPUs in laptops are pretty much always power limited, not CPU performance.Imagine how well a 7800X3D or 9800X3D based gaming laptop would sell.
All depends on your settingsI don't see much point. Those GPUs in laptops are pretty much always power limited, not CPU performance.
And for 8C performance a single ccd X3D chip is the most power efficient, more battery power for the GPUI don't see much point. Those GPUs in laptops are pretty much always power limited, not CPU performance.
But it's peered with inefficient IOD.And for 8C performance a single ccd X3D chip is the most power efficient, more battery power for the GPU
Imagine how well a 7800X3D or 9800X3D based gaming laptop would sell.
I don't see much point. Those GPUs in laptops are pretty much always power limited, not CPU performance.
Strix Halo is going to be more optimized, and it would be ideal to have 1 CCD version with V-Cache.Imagine how well a 7800X3D or 9800X3D based gaming laptop would sell.
Linux's task scheduler does not implement a cache-affine thread scheduling policy either. (This is in contrast to its applying a NUMA node affine process scheduling policy by default, which also translates to a NUMA node affine thread scheduling policy.)Dual-CCD cpu's always have possibility that scheluder assigns dependent threads to different cache domains
Not necessarily. If the threads in question don't write and read shared memory a lot, it may turn out better to distribute the threads across cache domains. (Though in these cases, the question is why the programmers chose to parallelize by means of threads rather than by processes.) Because current operating system kernels don't have the profiling data available to be able to tell which cache related scheduling policy is preferable case by case, they aren't applying any.- making a them performing worse than just using single CCD.
Not necessarily. If the threads in question don't write and read shared memory a lot, it may turn out better to distribute the threads across cache domains. (Though in these cases, the question is why the programmers chose to parallelize by means of threads rather than by processes.) Because current operating system kernels don't have the profiling data available to be able to tell which cache related scheduling policy is preferable case by case, they aren't applying any.
I have one, I am one of the 3 he sold to.Anyone want to bite the bullet and see if this is real? lol
Grade A AMD EPYC 9005 Zen 5 100-000001247-12 3.0GHz 64 Core SP5 ES CPU processor | eBay
Up for sale is 1 AMD EPYC 9005 64 Core ES Processor. (Picture shows actual item). Tested extensively and works PERFECTLY!www.ebay.com
Oh damn, did not expect that. Can you just plop it into any existing genoa system or do you need some kind of prerelease BIOS too? Well, not too much longer until these are out now anyways... Hope you had fun with it 👀I have one, I am one of the 3 he sold to.
no bios that supports it. No post yet (in a Genoa motherboard)Oh damn, did not expect that. Can you just plop it into any existing genoa system or do you need some kind of prerelease BIOS too? Well, not too much longer until these are out now anyways... Hope you had fun with it 👀
I bet you could find a beta BIOS for it on some forum but that would be a bit risky. Or you could open a support ticket and just ask the mobo vendor for the latest beta BIOS without telling them that you want to try Turin. Some support person could inadvertently give you the right BIOS.no bios that supports it. No post yet (in a Genoa motherboard)
I won't use a non-mfg bios. I already asked supermicro, and their answer was "nothing until it is released". So dead until Oct 10th (most likely)I bet you could find a beta BIOS for it on some forum but that would be a bit risky. Or you could open a support ticket and just ask the mobo vendor for the latest beta BIOS without telling them that you want to try Turin. Some support person could inadvertently give you the right BIOS.
You could ask the seller on eBay if he has an updated mobo to sell you. You are gonna buy an extra mobo at some point anyway, aren't you?I won't use a non-mfg bios. I already asked supermicro, and their answer was "nothing until it is released". So dead until Oct 10th (most likely)
I did. They said no idea. came from a corporate env.You could ask the seller on eBay if he has an updated mobo to sell you. You are gonna buy an extra mobo at some point anyway, aren't you?
Strix Halo is going to be more optimized, and it would be ideal to have 1 CCD version with V-Cache.
Strix Point is a flop only worth upgrade from 4800/5800h, not from phoenix
From Everest post on X, 9655P(96C):
For context, here are entries with EPYC 9654P (Zen 4 96c):From Everest post on X, 9655P(96C):
https://ranker.sisoftware.co.uk/sho...d4ecdbebd9e0d6f082bf8fa9cca994a482f1ccf4&l=en
Going from AM5 to SP5 is quite an update indeed. ;-)That CPU is on an unreleased updated version of this mobo model: https://eps.msi.com/en/product/server-motherboards/D3051-D3051GB4N-10G
The newer one is D4051 while older one is D3051.