Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 607 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
702
632
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4TSMC N3BTSMC N3BIntel 18A
DateQ4 2023Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P8P + 16E4P + 4E4P + 8E
LLC24 MB36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,014
  • LNL.png
    881.8 KB · Views: 25,501
Last edited:

AcrosTinus

Member
Jun 23, 2024
162
163
76
Wonder how many Intel employees have their parachutes at the ready...
I won't blame them, their tiles seem to be quite bad, higher latency than AMDs cheaper approach somehow....

No wonder they started reducing the complexity on the server parts, xeon 6 is in fact 3 monolithic dies and turin is really a chiplet design because the smallest part is a 8 core cluster not a 44 core one.
 

511

Golden Member
Jul 12, 2024
1,038
895
106
I won't blame them, their tiles seem to be quite bad, higher latency than AMDs cheaper approach somehow....

No wonder they started reducing the complexity on the server parts, xeon 6 is in fact 3 monolithic dies and turin is really a chiplet design because the smallest part is a 8 core cluster not a 44 core one.
EMIB and Foveros are two different things it's not the tiles but the fabric the Ring and NOC dragging it down
 

511

Golden Member
Jul 12, 2024
1,038
895
106
Tiles from an Actual Intel Engineer

I can answer some of that actually. ARL is an MTL successor and ARL-S belongs to the same family of chips as MTL-S. They share a lot of DNA, right down to how tiles were laid out.

The splitting of the CPU, SoC, I/O, and GPU was done on MTL to power down parts that don't need it. You also get to pick and choose process nodes at will to balance performance and cost for each subsystem. The tiny iGPU doesn't need the absolute best, so it gets 5nm. We're not exactly making some super APU here, just drive a couple monitors. The CPU needs to be on the bleeding edge, so it gets 3nm. SoC and I/O don't generally scale down that well, so they get even older nodes than the iGPU because there's not much point in using anything better.

LNL needs everything to be super localized as they can't afford interconnect losses in that power segment as MTL-U proves, so it gets to be basically monolithic with the APU tile and I/O tile split. The die is also small enough that the yields and cost of 3nm are still very reasonable. LNL's APU tile is similar in size to some upcoming Smartphone SoCs.

Building ARL like LNL would have been insanely expensive as that's a ton of 3nm silicon, so it got carved up. I suspect the reason for the GPU being split off is to reuse MTL stuff. Even if it isn't the exact same tile, they've done a 4 Xe core iGPU on its own tile before.

IMO, and I say this as a die packaging engineer, there should be 3 tiles (plus interposer) here. The CPU cores and memory controller can go together to give the latency-sensitive cores the fastest access possible. Foveros latency isn't completely atrocious, but it's never beating being on-die. Nothing on SoC needs super low latency so that's fine, and we can combine in the GPU here so it still gets a link to the tile that has the memory controller on it rather than needing to go through the SoC tile to the CPU tile for it. I/O can stay split off by itself. Nothing on the I/O tile scales down very well, nor is there any substantial benefit to combining it with other tiles, so it can stay as is.
 

511

Golden Member
Jul 12, 2024
1,038
895
106
IMO, and I say this as a die packaging engineer, there should be 3 tiles (plus interposer) here. The CPU cores and memory controller can go together to give the latency-sensitive cores the fastest access possible. Foveros latency isn't completely atrocious, but it's never beating being on-die. Nothing on SoC needs super low latency so that's fine, and we can combine in the GPU here so it still gets a link to the tile that has the memory controller on it rather than needing to go through the SoC tile to the CPU tile for it. I/O can stay split off by itself. Nothing on the I/O tile scales down very well, nor is there any substantial benefit to combining it with other tiles, so it can stay as is.
Basically the design choices were wrong for desktop
Can someone delete this post as it is a duplicate post
Some Moderator 🙂
 
Last edited:

SiliconFly

Golden Member
Mar 10, 2023
1,651
996
96
According to Intel's own slides, it looks like 285K isn't that good at gaming. But since this isn't the whole picture, actual 3rd party reviews should tell us more. But as of now, it appears there isn't much sandbagging.





The two slides above show 285K is behind 7950X3D & 9950X in graphics intensive games like Cyberpunk 2077, Far Cry 6, Red Dead Redemption 2, FF XIV, etc. And when it comes to gaming benchmarks, these are the kinda games that actually matter the most & sadly ARL seems to lagging here already (according to Intel themselves).
 

desrever

Senior member
Nov 6, 2021
218
600
106
If other reviewers show what the leaked review does (more or less) and it wasn't due to a bad motherboard or something, I am curious to see if outlets will publish multiple videos on how Intel was lying about performance in their pre-release marketing slides
They will instead make videos on "we decided not to do gaming benchmarks", "the performance per dollar in cinebench r24 is unmatched" and "Give Intel a chance to release new bios, we need competition"
 
Jul 27, 2020
20,903
14,489
146
I don't know. Results are not very typical. I will wait for other tests. I expect it to do much better if the scheduler wakes up.
It was someone on this forum who not sure if he was joking or serious but I think I read that Microsoft has a special Win11 patch slated for release soon after Arrow Lake.
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |