- Mar 3, 2017
- 1,749
- 6,614
- 136
The point of V-cache is
They could use more die area to have more L3 but it adds cost.no
the question is: why can't they fit extra L3 in the die without v-cache?
They could use more die area to have more L3 but it adds cost.
I'm happy to pay bro 😭
possibly as they are saving that for the higher tieir 3d cache cpusFrom reddit: 9800x3D specifications appear on german price comparison website
Full specs:
So 5.2 max boost is pretty much confirmed. If thermal restraint was lifted, why is boost still .3 Ghz down from non V-cache model??
32 MB on-die L3$ is already quite a lot for 8c/16t for most applications. The next time they spend more CCD area on cache, they might perhaps spend it on L2$ rather than L3$. (Edit: It's easier said than done for a high-speed design.)why not both larger L3 + v-cache?
I really wish the x86 world (for desktop and mobile) would also offer similar tiled L2 as Qualcomm and Apple:32 MB on-die L3$ is already quite a lot for 8c/16t for most applications. The next time they spend more CCD area on cache, they might perhaps spend it on L2$ rather than L3$.
Oryon uses an Apple-like caching strategy. A large 96 KB L1 and relatively fast L2 with 20 cycles of latency together mean Oryon doesn’t need a mid-level cache. Firestorm has a bigger 128 KB L1, but Oryon’s L1 is still much larger than the 32 or 48 KB L1 caches in Zen 4 or Redwood Cove.
AMD has a 1 MB L2 mid-level cache private to each core, then a 16 MB L3. That setup makes it easier to increase caching capacity, because the L2 cache can insulate the core from L3 latency. However, that advantage is minimal for mobile Zen 4 parts, which max out at 16 MB of L3. Oryon therefore provides competitive latency especially as accesses spill out of Zen 4’s L2. Meteor Lake follows a similar caching strategy to Zen 4, but has more caching capacity at the expense of higher latency.
V-Cache isn't visible on retail silicon. Those shots of Lisa holding X3D with visible dies is without the top supporting silicon.9800x3d delidded, no V-Cache in sight
View attachment 110431
Here's Your First Look at a Delidded AMD Ryzen 7 9800X3D CPU With Next-Gen 3D V-Cache Tech
AMD's Ryzen 7 9800X3D CPU has been delidded, revealing the next-generation of 3D V-Cache technology innovations for gamers.wccftech.com
It does have the similar latency in cycles, but worse absolute latency [ns].I really wish the x86 world (for desktop and mobile) would also offer similar tiled L2 as Qualcomm and Apple:
Snapdragon X has a 96KB L1 and 12MB shared L2 per 4 cores (4x 3MB slices but a single core can use all 12MB), but it has the same latency than AMD private 1MB L2.
Keep reminding yourself this has been AMD in the economy mode. Nothing experimental/expensive should be expected (yeah, I'm looking at you, Strix Halo).9800x3d delidded, no V-Cache in sight
He's saying increase the L3 size on the CCD (maybe 48MB?) and then also increase the V-cache size (possibly 96MB). So that could be a total of 144MB and it would help with some games that have a larger data set that the current 96MB is too small for.V-cache is L3.
I really wish the x86 world (for desktop and mobile) would also offer similar tiled L2 as Qualcomm and Apple:
Snapdragon X has a 96KB L1 and 12MB L2 per core cluster (4 x 3MB slices, but a single core can use all 12MB), with nearly identical latency to AMD’s private 1MB L2.
Not sure what you mean by that. AFAIK, IOD is same so it will retain the same DDR5-5600 basic support just like all previous AM5 CPUs.One thing that's missing from the previous "official spec sheet" is DDR-6000 support:
Already posted in #21,400 and #21,401. And it hasn't become any more official than it was at the time of #21,405 and #21,411. :-) IOW, it's quite possibly not a leak, but likely just a rehash of previous leaks and wannabe-leaks.This is supposed to be "official spec sheet". One thing that's missing from the previous "official spec sheet" is DDR-6000 support:
This writing is either ousourced to Malaysia or fake.I meant this promo material posted by VideoCardz:
To be fair, it's not just the very lowest end of online journalism who don't get it. ComputerBase.de have been trolled ;-) by AMD in the same way. "... the 3D cache, which can otherwise be seen with the naked eye, ..."V-Cache isn't visible on retail silicon. Those shots of Lisa holding X3D with visible dies is without the top supporting silicon.
You can add LLM generated as well:This writing is either ousourced to Malaysia or fake.
or both
Introducing the AMD Ryzen 7 9800X3D, the latest powerhouse in gaming and multitasking performance, featuring revolutionary 3D V-Cache technology. Elevate your computing experience with unbeatable speeds and unparalleled efficiency.
- Next-Gen 3D V-Cache Technology: Enhanced performance with up to 96MB of L3 cache.
- Unmatched Gaming Performance: Boosts gaming performance by up to 26% over the previous generation.
- Higher Clock Speeds: Achieves up to 5.2GHz for lightning-fast processing.
- Improved Thermal Performance: Better cooling efficiency for sustained high performance.
- Zen 5 Architecture: Built on the latest Zen 5 core architecture for superior efficiency and power.
- AM5 Compatibility: Fully compatible with the AM5 platform, supporting PCIe Gen 5 and DDR5 memory.
- Multi-Threaded Excellence: Ideal for multitasking and content creation with 8 cores and 16 threads.
- Future-Proof Design: Ready for upcoming technologies and applications.