Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 658 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
702
632
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4TSMC N3BTSMC N3BIntel 18A
DateQ4 2023Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P8P + 16E4P + 4E4P + 8E
LLC24 MB36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,014
  • LNL.png
    881.8 KB · Views: 25,501
Last edited:

OneEng2

Senior member
Sep 19, 2022
259
359
106
Are we seeing patterns already?

Only 2024 client cpu tiles (ARL/LNL) were outsourced because they didn't have a choice. And things are coming back to IFS next year. And if I'm right, as of now, almost all server cpu tiles too are not outsourced either. Even the upcoming DNR is on 18A-P I think. All IFS only. So what imaginary pattern are you talking about?


18A volume ramp should happen H2 next year. Starting then, I think IFS would be on a better/more solid foundation. Meaning, IFS would be in a lot better position than they have ever been in the last 10 years. Also, IFS has a High-NA lead over competition.
Certainly we have seen slippage in the Intel process roadmap even since the 5 nodes in 4 years thing came up. Then there was 14+++++ followed by 10++++ renamed to Intel 7, etc. While none of this means 18A is going to be abandoned for any tiles at all in 2025, it certainly presents one with ample reason to doubt that 18A will be a smooth and on-time launch. In fact, we have already seen the metrics for 18A relaxed significantly from original targets as well as 20A being dumped.

I am pulling for Intel. They really need 18A to go well.
 

Thibsie

Senior member
Apr 25, 2017
913
1,019
136
Indeed! Now the only thing missing from your observations are a cross-tab of major features for each core (SMT, AVX512, etc).

I keep hearing how impressive the M4 and M3 are; however, neither one has SMT and neither one supports AVX512 (or 256 for that matter I believe).

Considering what they do well though, it seems to come down to an argument about how specific you want your CPU design to be to a particular market segment.

Seems like the M3/4 design is uniquely qualified for thin-and-light laptops and tablets, but totally useless for a DC processor design.

Zen5 on the other hand seems to cover bases up and down the market chain, but is not as good as M3/4 where the M3/4 is strongest. This makes a great deal of sense to me since AMD is targeting the high margin (and rapidly growing) DC market where M3/4 are not (As far as I know anyway).

Better where? Better how?
Mmm maybe.
OK, let's say QC Oryon and Apple M-cores are similar, at least compared to Zen cores. Correct ?
Since Oryon is really a server oriented core repurposed to serve client workloads, I wouldn't be that sure.
 

fastandfurious6

Senior member
Jun 1, 2024
214
311
96
you need a good product not a high end product look at 4060/4070 lol it is not high end but Nvidia still makes nice money

apples and oranges

they want a piece of DLSS, CUDA and the #1 gpu company. otherwise AMD is better bang4buck

none of these apply for general purpose CPUs or Intel
 

Josh128

Senior member
Oct 14, 2022
511
865
106
Can any Arrow Lake or Lunar Lake owners run Dolphin Bench 5.0? Curious to see how it does there, havent seen it anywhere.

 

Racan

Golden Member
Sep 22, 2012
1,170
2,150
136
Can any Arrow Lake or Lunar Lake owners run Dolphin Bench 5.0? Curious to see how it does there, havent seen it anywhere.

I found this:


 

coercitiv

Diamond Member
Jan 24, 2014
6,761
14,686
136
Sticking PCH on the package does not make it a non-monolithic design. Hope that helps!
Historically GPUs and MCs weren't part of the CPU die either, and we still considered them monolithic. Obviously what constitutes a "monolithic" chip is a moving target these days, and it would help to look at what the product is trying to achieve before assigning a label or the other. In the case of LNL the intent was to achieve a very similar effect to complete PCH integration on the die, the same way AMD did their mobile chips for a while now (which we also consider as monolithic, seems this term is very... inclusive). From this point of view one might consider LNL is not monolithic anymore, since the target has moved.

Going back to @trivik12 original observation though, I would agree with @adroc_thurston - LNL is optimally consolidated and integrating the PCH wouldn't help. To use the car analogies which we all love so so much, LNL has an engine problem and not a transmission problem. I'll see myself out.
 
Mar 11, 2004
23,341
5,772
146
So Lunar Lake is the only chip that's gonna have the DRAM on package? What a baffling move, especially since it seems to have paid off for performance and efficiency.

They should have killed p cores with Arctic wolf itself taking care of everything. Reduce complexities and even go back to monolithic for laptop soc.

If performance is there I'd agree, but if not, then it could lead to Atom part 2 where companies will eschew it, especially now that there's very competitive options.

I do feel like Intel could benefit from simplifying their products some. Maybe they should do what I've been saying AMD should do. Go efficient in their consumer CPU cores, maybe they could go 12 or 16, with say half being able to clock extra low for low idle stuff. Then for gaming, build APUs, where you make cores targeting gaming performance, where they also share memory (maybe even large cache). That would give them a reason to keep dGPU, would let their dGPU standout. It should also be decent for other tasks, or take the same design and replace the GPU with AI, or if they can tweak their GPU to do that as well would make a larger market for them to sell to.
 

poke01

Platinum Member
Mar 8, 2022
2,583
3,410
106

Rheingold

Member
Aug 17, 2022
69
203
76
But they did, LNL is monolithic.
Sticking PCH on the package does not make it a non-monolithic design. Hope that helps!
While the "monolithic" regarding the CPU might be debatable, the "on the package" regarding the PCH is misleading. While the memory is "on the package", the PCH is put on there in the same fashion as with ARL, with all the associated additional manufacturing steps and costs.

 

reaperrr3

Junior Member
May 31, 2024
21
57
51
I don’t understand why their 9600X is faster than the 9700X though.
Their 7600X is also faster than their 7700X and their 7900s are faster than their 7950X.

One possible explanation: The benchmark may be low-threaded but not really single-threaded, so having 2 cores per CCD disabled frees up just enough L3 for a tiny IPC boost, and/or thermal/power headroom to keep up turbo clocks more consistently.
 

reaperrr3

Junior Member
May 31, 2024
21
57
51
So Lunar Lake is the only chip that's gonna have the DRAM on package? What a baffling move, especially since it seems to have paid off for performance and efficiency.
Probably not in terms of margin, though. I remember in a previous call they hinted that LNL hurts(!) their margins, so it seems to be more expensive to make in this form than they can sell it at.
Then for gaming, build APUs,
That didn't even work for AMD, despite superior GPU IP.
Whether on Llano, Trinity, Kaveri, Carrizo or RR/Picasso, in hindsight AMD mostly threw margin away with those unneccessarily big iGPUs, because big APUs are inherently "neither fish nor flesh" products. Not fast enough for real gaming without tons of cache or wider mem interfaces, wasted silicon for most non-gaming workloads.
if they can tweak their GPU to do that as well would make a larger market for them to sell to.
They can't and won't, even if they had more skilled people and no layoffs/cost-cutting going on.
APUs as you envision them are simply extremely hard to monetize, as AMD has proven before (and my hunch is telling me that even Strix Halo won't exactly be a homerun in that regard).

The only point I agree with is that Intel should be smarter about how to invest their die area, especially for products they make at TSMC, where they can't even justify big dies with keeping their own fabs utilised.
 
Reactions: moinmoin

MoistOintment

Member
Jul 31, 2024
59
107
66
Yeah, PTL-
Does panther lake have laptop dGPU designs? or is it just arrow lake for two years there? Cause the latest rumor is that top panther lake die will be 4P+8E+4LPE like 12600H or smth
H (the 4+8+4) model will have dGPU options. 4+8+4 honestly makes more sense than 6+8 (the 2 LP-E cores are near useless in MTL/ARL) considering how close the E core to P core gap is getting and how area inefficient P cores are.
 

MarkPost

Senior member
Mar 1, 2017
346
720
136
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |