Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 667 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
702
632
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4TSMC N3BTSMC N3BIntel 18A
DateQ4 2023Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P8P + 16E4P + 4E4P + 8E
LLC24 MB36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,014
  • LNL.png
    881.8 KB · Views: 25,501
Last edited:

DavidC1

Golden Member
Dec 29, 2023
1,211
1,932
96
I'm starting to get Pat's strategy now. Perhaps he's saying "you get this amount of time to develop, and launch it", since he's not directly responsible for developing it. And the leadership is responsible for doing whatever needed to release it within that time period, and they'll straighten up themselves to do better. And it comes with what's called Grovian discipline and consequences if the product doesn't end up doing well - you might get demoted or fired.

In some ways it makes sense, because the problem with the original 10nm was(in addition to simply bad management), that it tried to do too many. Foveros, density gains, COAG.

If 10nm was little worse, but got it out in 2017, then while missing the original projections, it still would have been a progress. Rather than a risky 20%, you get a stable 15% instead. And any delays keep adding up. What was supposed to be an October launch becomes November, and then December, and that becomes true for ten generations after, making the problem worse and worse.

One MLID video was talking about how Pat was prioritizing TTM over more radical gains. Because a steady march can overtake you, if you try to do so much and then end up stumbling. Reddit guys were saying Royal Core v1.0 wasn't that impressive compared to both P and E cores. They said v2.0 looked much better, but do you take a risk on that radical project or do something better like future E cores?
 

desrever

Senior member
Nov 6, 2021
218
600
106
"It's coming" might work if they weren't this far behind but being 30% behind the 9800x3D means nobody expects them to gain enough to bridge the gap.

Their best case is that they slightly beat RPL in gaming after they fix everything and beat the 9950x in productivity but even these things I doubt.
 

Hulk

Diamond Member
Oct 9, 1999
4,701
2,863
136
"It's coming" might work if they weren't this far behind but being 30% behind the 9800x3D means nobody expects them to gain enough to bridge the gap.

Their best case is that they slightly beat RPL in gaming after they fix everything and beat the 9950x in productivity but even these things I doubt.
No really, forget about 20A, the fix is coming!
 

alcoholbob

Diamond Member
May 24, 2005
6,338
404
126
"It's coming" might work if they weren't this far behind but being 30% behind the 9800x3D means nobody expects them to gain enough to bridge the gap.

Their best case is that they slightly beat RPL in gaming after they fix everything and beat the 9950x in productivity but even these things I doubt.

That's even more optimistic than Intel. Even Robert Hallock is saying ideally these fixes will bring performance to what they originally wanted to present, which was rough parity with the 14900K. That means they are aiming for 6-7% perf improvement in games as a best case scenario, but even within 3% is their definition of "parity."
 
Last edited:

511

Golden Member
Jul 12, 2024
1,038
896
106
I'm starting to get Pat's strategy now. Perhaps he's saying "you get this amount of time to develop, and launch it", since he's not directly responsible for developing it. And the leadership is responsible for doing whatever needed to release it within that time period, and they'll straighten up themselves to do better. And it comes with what's called Grovian discipline and consequences if the product doesn't end up doing well - you might get demoted or fired.
Yes also he makes sure they get the funding and it is your responsibility to ensure results he is doing his part but there won't be another Andy Grove that dude was on another level.
I have heard from people in the 80s when he was moving buisness away from memories he simply went to the guy in charge and that guy said no he fired him on the spot 🤣 and the next guy out of fear said Yes
In some ways it makes sense, because the problem with the original 10nm was(in addition to simply bad management), that it tried to do too many. Foveros, density gains, COAG.
COAG was one of the reason for 10nm all along. Intel said Cobalt is difficult to work with while it has lower resistance than copper at smaller geometries they switched to Cu with TaN barrier in Intel 4/3
 

511

Golden Member
Jul 12, 2024
1,038
896
106
That's only part of the equation, though, for example, M4 P cores use higher performance libraries, less dense, so that's transistor budget that could've been used to increase IPC instead if dense libraries would've been used.
They are using Finflex so it is a perk of the nodes that they used it is not regular fin like 2-2/3-3
 

DavidC1

Golden Member
Dec 29, 2023
1,211
1,932
96
That's even more optimistic than Intel. Even Robert Hallock is saying ideally these fixes will bring performance to what they originally wanted to present, which was rough parity with the 14900K. That means they are aiming for 6-7% perf improvement in games as a best case scenario, but even within 3% is their definition of "parity."
If they can get 6-7% without changing the frequency of the fabric, then users can go in and change such settings and boost it further, and it'll look much better than today.

Tomshardware summarized as only needing tuneups and certain random BIOS setting combinations make it perform bad or something?
I have heard from people in the 80s when he was moving buisness away from memories he simply went to the guy in charge and that guy said no he fired him on the spot 🤣 and the next guy out of fear said Yes
Andy Grove wasn't alone in doing this. He had Gordon Moore and Robert Noyce. This assumes he was infallible, and he was not. Firing randomly just because he disagrees with you will also cause problems down the road(such as the countless security issue in all aspects of computing today).
 

511

Golden Member
Jul 12, 2024
1,038
896
106
Apparently Hallock was asked how did they improved productivity performance in Cinebench/Blackmagic etc he said by removing SMT LMAO should have said our E cores are better and P cores are S###
 

cannedlake240

Senior member
Jul 4, 2024
207
111
76
Raicu also says 25-30% over skymont so it is definitely possible the P core team meanwhile is in shambles
How will scheduling work then if E cores end up matching P core in ST lol, it'll just be big.BIG instead of big.LITTLE. Not having actual little cores cores isn't a good idea though even Qualcomm who was initially all big cores is switching to heterogeneous in 8 elite adding a 4wide Oryon M for maximum battery life
 

DavidC1

Golden Member
Dec 29, 2023
1,211
1,932
96
How will scheduling work then if E cores end up matching P core in ST lol, it'll just be big.BIG instead of big.LITTLE. Not having actual little cores cores isn't a good idea though even Qualcomm who was initially all big cores is switching to heterogeneous in 8 elite adding a 4wide Oryon M for maximum battery life
The next P core is supposedly ~8% faster while the successor is 10-12% faster. So they'll perform roughly equal per clock(7%/8%/11%), with the P cores having clock speed advantage.

Size-wise the E core should still be 1:3 in ratio. The E core is already only about 7-10% behind and it works so another reduction of 5-10% gap won't make a huge difference. Skymont in Lunarlake is still pretty efficient at the range it's playing at.

But in the Arctic Wolf generation, it'll really drive the point home the P core design is dead.

Scheduling will work EVEN better because the differences between the cores are less.
 
Last edited:

Markfw

Moderator Emeritus, Elite Member
May 16, 2002
26,389
15,513
136
Amd also had multiple fixes for Zen5 as well both the vendors are pulling same stuff 🤣
well, I bought one of the first Zen 5. No issues, no bios or microcode fixes, no performance problems.... vs.

Multiple of all of those problems.

See a difference ?? Thats all I have to say..
 
Reactions: 511

SiliconFly

Golden Member
Mar 10, 2023
1,651
996
96
When did we switch to CPUs needing driver updates and Fine Wine?
AMD started the trend with Zen 5!

Intel is starting to become the "It's coming!" machine.
At least, they now know: "combinations of BIOS and OS-level settings".

Their best case is that they slightly beat RPL in gaming...
Beating previous gen matters. People don't like regression. Any perf increase is good news.

"the fix is coming" might be Intels cute marketing phrase.

But this is why I will not buy Intel until they get their head out of their @@$$#^#^ !!
Hilarious! the asinine "the fix is coming" trend was started by AMD with their Zen 5.

That's even more optimistic than Intel. Even Robert Hallock is saying ideally these fixes will bring performance to what they originally wanted to present, which was rough parity with the 14900K. That means they are aiming for 6-7% perf improvement in games as a best case scenario, but even within 3% is their definition of "parity."
I think we should avoid the hype train like 3% or 7% or any %. It appears to be a combination of issues and might require a series of fixes rather than just one.

Raicu also says 25-30% over skymont so it is definitely possible the P core team meanwhile is in shambles
For ARL, "the fix is coming". For the P core team, "the axe is coming".

The next P core is supposedly ~8% faster while the successor is 10-12% faster. So they'll perform roughly equal per clock(7%/8%/11%), with the P cores having clock speed advantage.

Size-wise the E core should still be 1:3 in ratio. The E core is already only about 7-10% behind and it works so another reduction of 5-10% gap won't make a huge difference. Skymont in Lunarlake is still pretty efficient at the range it's playing at.

But in the Arctic Wolf generation, it'll really drive the point home the P core design is dead.

Scheduling will work EVEN better because the differences between the cores are less.
Thats fantastic! I was a bit worried that Arctic Wolf might swell up a bit to nearly 1:2 ratio.
 

naukkis

Senior member
Jun 5, 2002
962
829
136
Scheduling will work EVEN better because the differences between the cores are less.

Sure. Slow cores in hybrid designs just handicaps system performance and responsivity. Optimal configuration is when using max mt every core is equal speed - and with lower threads power budget allows boosting those cores to higher clocks. SMT really is not option there as it just split those fast threads to more slower ones making optimal scheluding impossible. Alderlake did get it pretty ok because little cores were so weak that max mt situation were equal strength cores because SMT thread of big core was as fast as e-core. With Arrowlake that ain't happening so axing SMT was pretty much only option left.
 
Reactions: DavidC1

511

Golden Member
Jul 12, 2024
1,038
896
106
Andy Grove wasn't alone in doing this. He had Gordon Moore and Robert Noyce. This assumes he was infallible, and he was not. Firing randomly just because he disagrees with you will also cause problems down the road(such as the countless security issue in all aspects of computing today).
Yes you always need someone but no one is infallible. I am pretty sure he knows better than the people on the form to how to run a company 🙂
 

511

Golden Member
Jul 12, 2024
1,038
896
106
Not really. It was Intel with Alder Lake. Or AMD with multiple CCX designs. Or Intel with HyperThreading. Hardware/software interactions impacting gaming performance has a long history - especially in OS schedulers.
This trend will not stop as the hw keeps getting complex
 

gdansk

Diamond Member
Feb 8, 2011
3,276
5,186
136
This trend will not stop as the hw keeps getting complex
I dread to know how much more complex we can get than energy aware, non-uniform memory access aware, symmetric multi-threading aware, heterogenous core aware, latency-prioritized fair scheduling...

I just know it's going to be AI scheduling
 
Reactions: lightmanek

jpiniero

Lifer
Oct 1, 2010
15,365
5,884
136
Reactions: igor_kavinski

511

Golden Member
Jul 12, 2024
1,038
896
106
I dread to know how much more complex we can get than energy aware, non-uniform memory access aware, symmetric multi-threading aware, heterogenous core aware, latency-prioritized fair scheduling...

I just know it's going to be AI scheduling
We already have ML AI scheduling in thread director i would say Meteor Lake is the pinnacle of complexity in designing and scheduling till date in CPUs.
Regarding how much more only time will tell
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |