Actually, it is not only a question of having vector instructions, but rather having the complete processor architecture built around vectors.... vector registers, vector functional units, vector load/store units, etc. I know that SSE2 does somewhat emulate this on scalar cpus, but, for example...