AMD will go down the same 'large cache + IMC' route as Intel with the introduction of Montreal, which will, if rumour is to be believed, have 1MB L2 per core and 6MB L3 per die. An IMC does not, per the misconception, eliminate the benefit of larger cache. An IMC reduces the impact of memory...