As far as I understand it, it seems like SMT from the L1D-cache point of view (the cache is shared between 2 threads), but rather like CMT from the AGU/ALU Point of view, as these units seems to be doubled, i.e. each thread would have its own, dedicated execution units.
Yes probably, but don't...