Geekbench needs to measure multi-threaded memory bandwidth (in both the "Memory Performance" and "Stream Performance" sections. I have routinely ignored the overall Geekbench score and looked only at the first two sections (integer and floating-point) because of this problem.
Since Nehalem...
As Anand said (see http://www.anandtech.com/show/7085/the-2013-macbook-air-review-13inch/4 ) Intel has been rather stingy on die photos this time around.
So just for fun, I made an image that shows how I think the GT3e die would look:
The image is based on:
1. The VR-zone package...
Oh, darn :oops: Sorry, I wasn't paying attention somehow.
Yes, this raises an important point, which is: how can we get all 1,155 pins to contact sufficiently well when all the pressure to make those pins contact has to be delivered through the die!
I kinda think IDC was counting on the LGA-1155 socket's pins to provide the needed springiness. Since there are 1155 of them (duh :rolleyes:) and they're not really designed to be used as springs per se, I imagine getting the right contact pressure at all four corners is pretty hard.
Intel...
Thank you for your persistence and following through with these experiments.
By the way, two photos both read (in yellow lettering) "Entire CPU package (including IHS adhesive)". The second of these should instead read "Entire CPU package (with paper shim)" or something like that.
Yep -- and high-end dual-socket Xeon workstations too!
Upgrading and Analyzing Apple's Nehalem Mac Pro (Anand, 2009 July 13)
"No lid, all Nehalem."
Note Anand's trouble with getting the HSF mounted safely onto the replacement CPUs with heatspreaders. He had the reverse problem that...
I noticed that the Intel Sweden version Ivy Bridge die photo shows a slightly different layout (for example, in the size of the gap between the cores and the L3 cache) and also has fewer interconnect layers. Compare it to the official Ivy Bridge die photo from April 2012, and you can see that...
If true, that would agree with the CPU World article listing Haswell die and package variants which was met with some skepticism in this thread last month over the large die needed for 4 cores + GT3 and the inclusion of a single-channel memory controller variant. (I however believe it's pretty...
Yep. Your analysis was great, by the way, and gave us a lot to think about months before we had the hard numbers on Ivy Bridge. Also, you gave great Haswell predictions which still look pretty good (we have nothing solid yet on the 4c+GT3 variant, but the square die seems likely)
Okay, here is a preliminary labeling of the Haswell die shown in this Flicker post by "IntelFreePress" dated 2012 Sep 10th. Click the yellow bar to embiggen.
Perhaps you'd like to identify more of the parts. :D
Wow... that image is available in a 12-megapixel version! It is at this Flicker post by "IntelFreePress" dated 2012 Sep 10th. On the Flickr page, use the "View all sizes" link to access the huge version.
image removed
Let's take pity on the bandwidth challenged, shall we?
admin allisolm...
I forgot how many of these I scraped up last week. Here's another one:
which is in several blogs and re-posts apparently originating with this post by Intel on their Google+ page and dated 2012 Sep 13th.
This has the same new core layout, the GPU with 20 execution units, L3 cache with...
There is one other Haswell die photo that appeared in news posts at about the same time. Here it is:
I found it in this article on newelectronics.co.uk
My analysis of this image is the same as the one in the BBC article: 4 cores with a new layout, GPU with 20 shader cores and a different...
About that empty space in Ivy Bridge: Refer to the Ivy Bridge die sizes article again.
The "biggest" Ivy Bridge is the HE-4, 8.141 x 19.361 mm and has 8MB of cache. The Ivy Bridge HM-4 still has 4 cores, but only 6MB of cache, and is only 7.656 mm wide, about 1/2 millimeter smaller. Clearly...
Yep. My guess is that this is a 20-EU Haswell, i.e. a GT2. The only hints I have seen about the GT3 layout indicate that it will be a sort of square die (from the 128M L4 cache rumor, VR-Zone, 2012 March 18) :
I thought of that, but we already know that there are four distinct Ivy Bridge dies and the leaks suggest that there will be at least as many Haswells.
So we can't be sure that this recent photo shows the same chip as that 2011 IDF photo or the early QS sample photos (formerly here. Sure, it's...
Take a look at this image:
Better yet, use Google Image Search to search for instances of this image on the web, and you'll find something very curious: This image only appears in a few articles about Haswell, the earliest of which was on Sep 11 2012.
The image is a typical publicity...
I'll refer to my previous posts in this thread, which you can find here:
Drive current charts through the years (Are overclockers in the region where 22nm does worse than 32nm?)
There is still hope in process 1271 (Each silicon node gets refined, maybe the initial 22nm was for low-power only)...
If I had the equipment and money to be doing these sort of tests I'd be shimming with the "plastic" from plastic shopping bags, because it's thin, slides easily, and doesn't conduct electricity.
I want to remind you that it's easy to measure the thickness of many materials by folding it over...
I dug around and found the actual link:
Intel Processor Power Delivery Guidelines (Cont'd)
Personally, I think Intel's engineers are a lot smarter than most of us and that we should keep the peak voltage below VID.
Yep, that's basically my conclusion too. They're not making lots of friends with this strategy, but I can't blame them for giving priority to the mass market.
But I see hope. In 32nm and all previous fab processes, Intel has always developed a second process on the same node, usually about a...
Well, sure -- it's "operating voltage" which isn't "VCC". That's why I explicitly put on all three 2011 images, "(O.V. to VCC relation varies by process)"
But maybe O.V. is VCC, and we're really over in the 1.2 - 1.4 volts area off the right side of the chart, and Intel didn't want to show us...
I have never had trouble understanding this, but maybe while IDC is away, someone can set me straight.
Here's the only graph we have to go on. Bohr 2011 May 3rd, slide 20:
Notice the "22 nm planar" curve (which was so labeled in the previous slide). This curve is sorta parallel to the...
This is what I found amongst the programs I care about :sneaky: and assuming that benchmarks don't count:
FFmpeg (ffmpeg.org) starting with version 0.8
SETI@home starting with beta v7 6.94 (setiathome.berkeley.edu/beta)
Great Internet Mersenne Prime Search (GIMPS) version 27...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.