Hi,
I'm looking at the Genoa-X EPYC 9684X as an example, and I can't figure out what is the maximum bandwidth of communications between cores and between CCD's.
First, the GMI3 slides talk about 36 Gb/s per interface to the I/O die (and there is one such interface in the above mentioned...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.