cusideabelincoln
Diamond Member
- Aug 3, 2008
- 3,269
- 12
- 81
Now you are backtracking and misconstruing my argument? You said, "The proper comparison is to look at HD4870 to the HD5870 since HD4870 is a high end card and HD6870 is a mid-range card." I'm simply stating it's just as valid to compare the 4870 to the 6870 as it is to the 5870. You get different viewpoints doing both methods. One gives you an idea of the jump in performance using the same die size (important), and the other gives you an idea of the jump in performance when implementing new features...Except that Cayman is about 10% faster per transistor than Cypress/Barts is. So you can't estimate HD7970's performance increase over HD6970 based on how much faster HD6870 was over HD4870.
Also, the PCIe 3.0 controller will likely take up more space than the current 2.1 controller. Then again AMD added dual graphics engines into Cayman. That surely took up extra space. Will they add more graphics engines? Even then we are making it too simplistic since AMD can increase transistor density by re-jiggling the GPU design to make it more efficient:
Cayman packed 23% more transistors into 16% more die size compared to Cypress, while Tessellation performance increased 1.5~3x! Simply by going to 28nm, AMD would be able increase SPs, TMUs and ROPs on their next chip. That doesn't even account for any other tricks they may have up their sleeve
And going from the 4870 to the 5870/6870 AMD had to dedicate more die to the memory controller and they did other things as well besides just increase the SP count.
(recall AMD doing a re-spin of the HD4870 on the same 55nm process and they netted another 13% increase in clock speed in the HD4890). I think you guys are underestimating the jump to 28nm. It will be FAR more impressive than the 15% performance increase of HD5870 --> HD6970.
I don't think we are. I personally don't think AMD is going to make a die size as big as Cayman. As such, it's going to be relatively harder for them to reach this magical 100+% increase. You think comparing the 4870 to the 5870 is valid, but despite going down a process node they still had to significantly increase the die size. Adding features is going to cost relatively more die size than not adding those features when you jump from Cayman to NI. And Cayman is probably the die size limit for AMD, at least IMO.
Do you get what we're saying now? We get what you're saying: Efficiency. AMD will improve it. No doubt, I think they will too. But I also think they'll use this efficiency to get the die size down. That has been AMD's operating philosophy the last few generations, and it has worked for them. Now if they change their gameplan then everything is thrown out the window and you'll be right.