Discussion Intel current and future Lakes & Rapids thread

Page 392 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

SAAA

Senior member
May 14, 2014
541
126
116
If that diagram is true scale then the Gracemont cores aren't much smaller than the Golden Cove. I'm wondering if "Skylake" level performance for the Little cores means Skylake cores.
Not sure how schematic it is vs reality, but the fact they added 8 Gracemont cores rather than 4 Golden cores (guess estimating) for that area hints the contrary. They can't be that large or it would be pointless.

2x MT is unrealistic unless it's a workload that is severely memory bandwidth limited. It's not like you are getting any additional big cores.

2xMT on scalable tests like cinebench and similar shouldn't be unrealistic. But it does point to small cores being quite high clocked:

Rocket lake
8 cores 1x (total performance with HT)
8 MT

Alder lake
8 big cores 1.2x (total with HT)
8 small 0.8x (no HT)
16 MT

For the small cores to pull around 67% of the big cores with HT they must have decent IPC and clocks.

Moreover it's upto 20% ST, not even IPC.

Well, that's true, but if the comparison is with Rocket lake on 14 nm I doubt 10 nm will clock much higher at all, we are talking 5-5.3 GHz already, hence up to 20% should be mostly IPC in this case.
 

NTMBK

Lifer
Nov 14, 2011
10,269
5,134
136
Not sure how schematic it is vs reality, but the fact they added 8 Gracemont cores rather than 4 Golden cores (guess estimating) for that area hints the contrary. They can't be that large or it would be pointless.



2xMT on scalable tests like cinebench and similar shouldn't be unrealistic. But it does point to small cores being quite high clocked:

Rocket lake
8 cores 1x (total performance with HT)
8 MT

Alder lake
8 big cores 1.2x (total with HT)
8 small 0.8x (no HT)
16 MT

For the small cores to pull around 67% of the big cores with HT they must have decent IPC and clocks.



Well, that's true, but if the comparison is with Rocket lake on 14 nm I doubt 10 nm will clock much higher at all, we are talking 5-5.3 GHz already, hence up to 20% should be mostly IPC in this case.

2X MT might reflect that the big cores clock down less under load, too.
 

JoeRambo

Golden Member
Jun 13, 2013
1,814
2,105
136
Moreover it's upto 20% ST, not even IPC.

At this point, can they really push clocks anywhere? Even on 10nm+++++ process they are on now? If your baseline is ~5ghz, 100mhz is 2% clock difference.

I'd be more worried about "up to" part. Don't really need more IPC with some esoteric FP or even worse - AVX512 workload
 
Reactions: Mopetar

jpiniero

Lifer
Oct 1, 2010
14,835
5,453
136
If that diagram is true scale then the Gracemont cores aren't much smaller than the Golden Cove. I'm wondering if "Skylake" level performance for the Little cores means Skylake cores.

My expectation is that the Cluster is about the size of a Golden Cove core. Gracemont being basically Skylake with max density is plausible but would be tough even assuming Golden Cove cores are gigantic.
 
Reactions: IntelUser2000

mikk

Diamond Member
May 15, 2012
4,173
2,210
136
If that diagram is true scale then the Gracemont cores aren't much smaller than the Golden Cove. I'm wondering if "Skylake" level performance for the Little cores means Skylake cores.

Atom and Core are completely different, Atom doesn't even support SMT. If Gracemont reaches Skylake IPC it's a natural evolution, all the previous Atom generations added like 20-30% IPC. Tremont is 1 generation behind Skylake (roughly Haswell IPC).
 
Reactions: Exist50

yuri69

Senior member
Jul 16, 2013
437
717
136
WTF Intel?

ALD topping at a maximal 20% ST gain? The average IPC gains is thus possibly significantly lower. I expected the 20% figure to be an average IPC gain.

So far it seems, ALD is not that revolutionary Conore-moment stomping AMD to the ground again. Zen 4 will likely have no problem maintaining parity.
 

mikk

Diamond Member
May 15, 2012
4,173
2,210
136
WTF Intel?

ALD topping at a maximal 20% ST gain? The average IPC gains is thus possibly significantly lower. I expected the 20% figure to be an average IPC gain.


Why it is significantly lower? RKL-S goes up to 5.3 Ghz in the desktop, are you confident Golden Cove can clock significantly higher than this? In fact the IPC gain can be higher, they may not need 5.3 Ghz for ADL-S.


So far it seems, ALD is not that revolutionary Conore-moment stomping AMD to the ground again. Zen 4 will likely have no problem maintaining parity.

ADL is a game changer for Intel if they really can double the MT performance, even for RKL-S (or TGL-U mobile) ST performance is not the real problem. They are behind in multithread performance (beside power efficiency) by a huge margin no matter if deskop or mobile.
 

LightningZ71

Golden Member
Mar 10, 2017
1,659
1,944
136
Hmm, just thinking out loud here. If the big cores on ADL can manage to be roughly the same as RKL + 15% on average, peaking to 20%, and the small cores can be roughly equivalent in performance to six threads on rocket lake now, that'll give an MT performance that's roughly between the 5900x and 5950x, excluding memory effects. I base that on the 5800x being roughly equivalent to the 11900.

If they can effectively produce a product that competes with the 5950x on a reasonable size monolithic die with decent yields, which, after two years since the process it's produced on has been in some sort of volume production seems reasonable, then that's likely enough to bridge the cost gap for Intel and put AMD in the position to have to spend more to manufacture a competing chip.

For AMD, N6 production of a Zen3 might be enough. If they did nothing but double the L2 per core, expand some internal buffers, improved power and thermals enough to increase the average max boost by 100mhz and the sustained all-core by a similar amount, with similar sized CCDs, they would be able to keep ADL 8+8 at or below the 12 core part on average and keep the 16 core part as a stand alone premium product.
 

jpiniero

Lifer
Oct 1, 2010
14,835
5,453
136
Atom and Core are completely different, Atom doesn't even support SMT. If Gracemont reaches Skylake IPC it's a natural evolution, all the previous Atom generations added like 20-30% IPC. Tremont is 1 generation behind Skylake (roughly Haswell IPC).

Using Skylake as a base seems like a reasonable thing to do. Cut whatever doesn't make sense with a Core without HT, add any additional instructions to get parity with Golden Cove, go max density.
 

yuri69

Senior member
Jul 16, 2013
437
717
136
Why it is significantly lower? RKL-S goes up to 5.3 Ghz in the desktop, are you confident Golden Cove can clock significantly higher than this? In fact the IPC gain can be higher, they may not need 5.3 Ghz for ADL-S.

ADL is a game changer for Intel if they really can double the MT performance, even for RKL-S (or TGL-U mobile) ST performance is not the real problem. They are behind in multithread performance (beside power efficiency) by a huge margin no matter if deskop or mobile.
The devil lies in the "up to" phrase. Any figure featuring "up to" doesn't represent any form of central tendency.

An extreme case: the "up to 20%" could represent a set of 100 benchmarks each reaching a +10% gain and a single benchmark reaching an outlier of a +20% gain. So in that case the IPC would really be significantly lower.

Don't focus on math. Focus on marketing.

The scenario you described implies the IPC gain being greater than the total ST performance gain due the frequency regression. If this was the case, marketing would surely present the IPC number. Technical marketing always goes after the bigger, above norm/unprecedented, class-leading figures.

Marketing fluff aside, mobile Tiger Lakes can already reach 5GHz. Desktop (massive VRMs, etc.) ALD-S is based on an improved variant of the TGL's process. My bet is Intel won't really regress in the frequency department.

As for the MT performance, sure, it goes past 10c. But that's still a niche. The same goes for all those mighty laptop workloads requiring 16 threads.
 

Hulk

Diamond Member
Oct 9, 1999
4,373
2,251
136
Hmm, just thinking out loud here. If the big cores on ADL can manage to be roughly the same as RKL + 15% on average, peaking to 20%, and the small cores can be roughly equivalent in performance to six threads on rocket lake now, that'll give an MT performance that's roughly between the 5900x and 5950x, excluding memory effects. I base that on the 5800x being roughly equivalent to the 11900.

If they can effectively produce a product that competes with the 5950x on a reasonable size monolithic die with decent yields, which, after two years since the process it's produced on has been in some sort of volume production seems reasonable, then that's likely enough to bridge the cost gap for Intel and put AMD in the position to have to spend more to manufacture a competing chip.

For AMD, N6 production of a Zen3 might be enough. If they did nothing but double the L2 per core, expand some internal buffers, improved power and thermals enough to increase the average max boost by 100mhz and the sustained all-core by a similar amount, with similar sized CCDs, they would be able to keep ADL 8+8 at or below the 12 core part on average and keep the 16 core part as a stand alone premium product.

I like this theory. Intel could be playing the "long game." Somewhere between 5900X and 5950X performance on a monolithic die. If yields are good the profit margin would be there and no dealing with chiplets. And if this is actually the case they have some transistor budget to improve performance and/or add cores when moving to 7nm in 2055.
 

Mopetar

Diamond Member
Jan 31, 2011
8,005
6,451
136
Rocket Lake-S is already "up to" 19% faster than Skylake, and we all saw how that worked out, didn't we?

The performance honestly isn't that bad, especially for something that had to be back ported which is going to require compromises and possibly outright losing some performance improvements due to the design becoming infeasible on the older process node.

Obviously they're still behind AMD in general, but outside of a few benchmarks, the gap isn't that wide. The main problem is that the clocks are pushed beyond the point where the chip can hope to compete efficiently in terms of power consumption, and that if Intel does charge as much as has been rumored, they won't compare favorably with AMD's similarly priced offerings that have more cores, which makes the value go down considerably for anything that can use all of those extra threads on the AMD CPU.
 
Reactions: Tlh97 and Hulk

mikk

Diamond Member
May 15, 2012
4,173
2,210
136
Using Skylake as a base seems like a reasonable thing to do. Cut whatever doesn't make sense with a Core without HT, add any additional instructions to get parity with Golden Cove, go max density.

They have a real small core architecture which is a much better fit, they don't need Skylake.

Rocket Lake-S is already "up to" 19% faster than Skylake, and we all saw how that worked out, didn't we?


Up to 19% in Singlethread and yes it looks plausible.
 

RTX2080

Senior member
Jul 2, 2018
322
511
136
Rocketlake, Cometlake Refresh(10325), Zen3 IPC comparison, all being locked at 4C8T, 4Ghz






 

jpiniero

Lifer
Oct 1, 2010
14,835
5,453
136
Thought about it some more and I guess the 2x MT is more realistic if you are talking about a power constrained scenario. Base on the 11900T is only 1.5 versus 2.1@35W for the 11900H.
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |