Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 505 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
695
601
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (20A)Arrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4Intel 20ATSMC N3BTSMC N3BIntel 18A
DateQ4 2023Q1 2025 ?Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P6P + 8E ?8P + 16E4P + 4E4P + 8E
LLC24 MB24 MB ?36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,000
  • LNL.png
    881.8 KB · Views: 25,481
Last edited:

Thunder 57

Platinum Member
Aug 19, 2007
2,960
4,500
136
Yes exactly. AMD has no more than 8 normal strong cores on a single CCX/CCD.

And same with Zen 6 it appears.

Only 16 Zen 6C cores on a CCX. They may have 32 even weaker c cores on a CCD per rumors. But only 8 Big cores on a CCX.

And still 8 normally cores per CCX and the stupid severe cross CCX/CCD latency penalty.

AMND has very good 8 core parts since Zen 3, but they really need to get more than 8 big cores on a CCX. Intel has a better design in that regard as they have way more than 8 big cores on a single tile or mesh with their high end server and enterprise Saphire rapids and beyond.

Intel has the same 8 P-core limit as you have complained about before, begging for a 10-12 core model. Also the mesh on Intel parts since Skylake server has been less than impressive for gaming which is what you seem to care about.

I'd bet an 8 P-core 16 E-core ARL will blow away your desired 12 P-core Bartlett Lake or 12-16 core Skymont.
 

511

Senior member
Jul 12, 2024
304
201
76
So how does 18A compare to TSMC's N3E and N3P. The reason I ask (in this thread) is because of the possibility that Intel will again punt on a process (this time 18A) and drop back to a TSMC production facility to bail out a CPU program.
Well 18A is on par with N3P according to TSMC which
Looks like TSMC isn't offering anything big in process changes until 16A in H2 2026 so largely speaking, AMD will be left with about the same transistor density and power limits until then (within about 15%). If Intel 18A is indeed not even a match in transistor density and power limits to TSMC's N3X (not to mention N2 which is slightly better in H2 2024), it doesn't seem like there is much room in the server processor space for wild growth beyond what is already planned for 2025 until around 2027.
N2 is still GAA but not much improvement vs N3P feels like N3B over again
And again, my curiosity is how Intel fares against AMD when forced to compete on an equal process node. Suddenly, the CPU architecture designs will be the most important part of the equation as the process will not be able to give Intel its traditional advantages in power and transistor count on the same die size as it has in the past.

I actually think this will make for much more interesting discussions as there are LOTS more variables to consider in how well an architecture performs as there are to how well a process performs ..... and architectural tweaks can be made much more quickly these days as process changes stretch out forever.
DTCO/STCO will be the next big thing
 

Attachments

  • Screenshot_20240909-085243.png
    189.2 KB · Views: 15

511

Senior member
Jul 12, 2024
304
201
76
Intel has the same 8 P-core limit as you have complained about before, begging for a 10-12 core model. Also the mesh on Intel parts since Skylake server has been less than impressive for gaming which is what you seem to care about.
There is no 8 core limit why do we have bartlet lake with 12 Cores
I'd bet an 8 P-core 16 E-core ARL will blow away your desired 12 P-core Bartlett Lake or 12-16 core Skymont.
This we can agree
 
Reactions: Thunder 57

Wolverine2349

Senior member
Oct 9, 2022
378
114
76
Intel has the same 8 P-core limit as you have complained about before, begging for a 10-12 core model. Also the mesh on Intel parts since Skylake server has been less than impressive for gaming which is what you seem to care about.

I'd bet an 8 P-core 16 E-core ARL will blow away your desired 12 P-core Bartlett Lake or 12-16 core Skymont.

Yes but Intel's design can eais;ly accomdate 12 P cores on the same die. 4 e-cores take same space as 1 P core. And with Skymont haivng suich a big IPC increase, even more P cores on one die potential for Intel. They just ahve not made it yet, but nothing stopping them technically

AMD has no such design to accomodate more than 8 P cores on a CCX. Is there any technical design where they can create a 12 big core 48MB L2 cache CCX?

Intel can easily make a die and substitute 1 Golden Cove/Raptor Cove or Lion Cove core in place of a 4 core e-core cluster. They just have not yet unfortunately.

AMD does not even try nor have such a design that could accommodate such a stepping nor die.

And yeah mesh not good for gaming compared to single CCX or ring bus. But core to core latency much more consistent and Intel has some big cores on it for processional workloads where as AMD still stuck at 8 per CCX even on EPYC and Threadripper.

I love 8 core AMD CCXs 3D chips. But AMD beyond 8 cores nah.

And I just might get an 8 + 16 or 8 + 12 ARL chip as those SKy,ont have closed the gap so much in IPC with Lion Cove it is more like Big.Slightly less big than Big.Little.

It is still heterogenous but less so. And no hyper threading. It may be darn good. Or may just stay with 7800X3D. Not sure yet. Tough decision.
 
Reactions: 511

DavidC1

Senior member
Dec 29, 2023
782
1,241
96
Of course pl1 is not always 17w, it’s means the limit is 17w, the real power consumption depends on the task.
You don't get it.

I mean PL1 itself is the limit that can be dynamically changed. With certain scenarios the algorithms limit it to 5W PL1, but in other cases it's 7W. So you can't say this chip is 17W PL1, because it's entirely dependent on the manufacturer, and itself can be adjusted on the fly.

Repeating, the maximum long term sustained which is defined as PL1, can be changed on the fly. This can be compared to a car where when it enters the city it ramps down to a 200 HP V6, and in highway it goes to a 400 HP V8. Of course it's still the maximum but only at that specific scenario.

The numbers for PL1 and PL2 they give on ARK and in presentations is moot especially for laptops.

But again I say it's not a bad thing, because if a SKU was set as fixed in stone by Intel, then they would have to create another SKU for a small variation. One wants a 17W PL1 variant, and another wants a 21W PL1 variant, and yet another wants a 17W variant but with higher PL2 than the device with 21W PL1.

Rather than wasting time/resources, Intel just allows the manufacturers to set power limits themselves. If you have throttlestop for example, you can even do it as a user to a limited extent. Intel is just giving them full control and then it's set on firmware.
If that’s the case that battery life test is less meaningful, because the Air 15” has a 1664p resolution.

So using a 1200p resolution on the yoga is what you expect from first party tests..
What they are likely doing is taking existing devices and just manually setting them to 1920x1080, even if the default resolution is higher.
 
Last edited:

ondma

Platinum Member
Mar 18, 2018
2,999
1,520
136
Intel still has the better processor design. I mean even on inferior 10nm Inel own node, Golden Cove spanked Zen 3 in IPC and clocks. Even at par with Zen 4 in IPC or slightly ahead./

AMD just 8 core CCXs and no more cores per CCX even on HEDT Threadripper and EPYC Intel on Workstation and Server space can get more than 8 big cores on a single mesh or tile unlike AMD. Intel can do up to 12 P core or 16 e-core on current design as 4 e-cores take space of one P core.

And with rapid insane improvement of Skymont e-cores to have Raptor Cove IPC the Skymont cores already have IPC (6-9%) ahead of Zen 4 though a 500-900MHz clock speed deficiency compared to Zen 4 and 5. But Lion Cove has a 15% IPC uplift over Raptor Cove and can match or exceed Zen 4 and 5 clocks.

Intel has better CPU design.

Issue is can Intel just let it go with there Foundries. They are having trouble with their foundries and its just not working no producing good reliable yields on 10nm and beyond except maybe Alder Lake and a few mobile things before ALD? They need to just let it go and be like Apple and NVIDIA and AMD and let TSMC and oithers do it all for them whiule they design CPUs.

AMD is not going much of anywhere especially in mobile space with Intel Lunar Lake spanking it and beyond 8 cores in desktop space except for a VM hosting machine or non latency sensitive productivity forget about it with their max of 8 core CCX/CCDs which appears to not be changing ever.
They are competitive in performance, but at the expense of die area and power usage.
 
Reactions: Thunder 57

ondma

Platinum Member
Mar 18, 2018
2,999
1,520
136
And Zen 5% is the hallmark of stellar CPU design!

Kudos to their design team. After 2 years of development, they have only 5% to show for it.
Yea, just about like what ARL will show in final performance gain over RL-R, although hopefully without the stability issues and with improved power usage.
 

DrMrLordX

Lifer
Apr 27, 2000
22,003
11,574
136
In fairness, companies are not moral or imoral, they are amoral. They all strive to maximize profit. Nothing wrong with that at all in my book. It is a very good argument for strong competition. No one should wish for one or the other company to encounter rough roads leading to company failure. That would definitely not be good for consumers.
Really? What about if the company in question has engaged in anti-competitive behavior? Just curious.
 
Reactions: maddie

inquiss

Member
Oct 13, 2010
183
264
136
Yes exactly. AMD has no more than 8 normal strong cores on a single CCX/CCD.

And same with Zen 6 it appears.

Only 16 Zen 6C cores on a CCX. They may have 32 even weaker c cores on a CCD per rumors. But only 8 Big cores on a CCX.

And still 8 normally cores per CCX and the stupid severe cross CCX/CCD latency penalty.

AMND has very good 8 core parts since Zen 3, but they really need to get more than 8 big cores on a CCX. Intel has a better design in that regard as they have way more than 8 big cores on a single tile or mesh with their high end server and enterprise Saphire rapids and beyond.
Packaging changes on zen6 should reduce latency between the 8 core CCDs
 

blackangus

Member
Aug 5, 2022
143
193
86
Yes but Intel's design can eais;ly accomdate 12 P cores on the same die. 4 e-cores take same space as 1 P core. And with Skymont haivng suich a big IPC increase, even more P cores on one die potential for Intel. They just ahve not made it yet, but nothing stopping them technically

AMD has no such design to accomodate more than 8 P cores on a CCX. Is there any technical design where they can create a 12 big core 48MB L2 cache CCX?

Intel can easily make a die and substitute 1 Golden Cove/Raptor Cove or Lion Cove core in place of a 4 core e-core cluster. They just have not yet unfortunately.

AMD does not even try nor have such a design that could accommodate such a stepping nor die.

And yeah mesh not good for gaming compared to single CCX or ring bus. But core to core latency much more consistent and Intel has some big cores on it for processional workloads where as AMD still stuck at 8 per CCX even on EPYC and Threadripper.

I love 8 core AMD CCXs 3D chips. But AMD beyond 8 cores nah.

And I just might get an 8 + 16 or 8 + 12 ARL chip as those SKy,ont have closed the gap so much in IPC with Lion Cove it is more like Big.Slightly less big than Big.Little.

It is still heterogenous but less so. And no hyper threading. It may be darn good. Or may just stay with 7800X3D. Not sure yet. Tough decision.
Much like Intel because AMD hasnt done it doesnt mean they can't. Much like intel they have most likely decided not to for thier own reasons. There is nothing magicaly about doing it with ZEN5c vs Zen5. Their decision is likely all about die size desired for maximizing yields.

The rumored 12 core intel is supposedly for embedded designs from what I read, so likely will be available to the consumer. It may not be the crazy high performance version like RPL is, we will have to wait and see... When was the realease date rumored for this?
 

mikk

Diamond Member
May 15, 2012
4,234
2,292
136
Lunar lake is ultra thin notebook chip, PL2=PL1? What are you talking about? This is not desktop.


Yes PL2 can be configured for PL1. 155H has a TDP of 28W and many OEMs set PL1 to 45W or much higher than this. Lunar Lake has a relatively low PL2 even compared to MTL-U. We won't see crazy numbers which is good, I guess around 30W will be the peak PL1 for most higher end devices in max performance mode if the cooling can handle it. Cheaper devices with suboptimal cooling might prefer 17-20W.
 
Last edited:
Reactions: SteinFG

511

Senior member
Jul 12, 2024
304
201
76
Again, they do whatever they can to make the greatest profit. If it is illegal, they calculate the risk/reward of doing it anyway. Every company would be a monopoly if they could. Every one of them.
We already have one monopoly no one talks about ASML 😂 the funny thing is Intel Funded the entire EUV Research and were the last to use it EUV literally exists due to Intel Funding
 

OneEng2

Member
Sep 19, 2022
34
39
61
Intel still has the better processor design. I mean even on inferior 10nm Inel own node, Golden Cove spanked Zen 3 in IPC and clocks. Even at par with Zen 4 in IPC or slightly ahead./

AMD just 8 core CCXs and no more cores per CCX even on HEDT Threadripper and EPYC Intel on Workstation and Server space can get more than 8 big cores on a single mesh or tile unlike AMD. Intel can do up to 12 P core or 16 e-core on current design as 4 e-cores take space of one P core.

And with rapid insane improvement of Skymont e-cores to have Raptor Cove IPC the Skymont cores already have IPC (6-9%) ahead of Zen 4 though a 500-900MHz clock speed deficiency compared to Zen 4 and 5. But Lion Cove has a 15% IPC uplift over Raptor Cove and can match or exceed Zen 4 and 5 clocks.

Intel has better CPU design.

Issue is can Intel just let it go with there Foundries. They are having trouble with their foundries and its just not working no producing good reliable yields on 10nm and beyond except maybe Alder Lake and a few mobile things before ALD? They need to just let it go and be like Apple and NVIDIA and AMD and let TSMC and oithers do it all for them whiule they design CPUs.

AMD is not going much of anywhere especially in mobile space with Intel Lunar Lake spanking it and beyond 8 cores in desktop space except for a VM hosting machine or non latency sensitive productivity forget about it with their max of 8 core CCX/CCDs which appears to not be changing ever.
Lets be fair here. Intel 10nm was on par or even better in performance and density metrics than the 7nm TSMC process. AMD had use of tiles/chiplets design (which I will point out that Intel has now finally adopted as well). I have to imagine that they gave up some latency and throughput in order to gain the advantages in yield and cost that the chiplets provide.

In the same generation, AMD started using stacked cache which pretty much took and still today retains the gaming performance crown away from Intel. I note that prior to this, much was always made of gaming benchmarks being the hallmark of processor performance (not sure why myself).

I will agree that Intel processor designs have had an edge in single threaded performance for quite some time; however, they have done so increasingly by sacrificing thermal performance...... so much so that 2 generations of these processors quite literally eat themselves due to Intel flying WAY too close to the design limits.

I'll give you the IPC argument; however, the clock speed was a mistake. It resulted in higher thermal density and the eventual failure of chips in the field, but Intel needed this clock speed in order to compete with the AMD chips that were running at a small fraction of the thermal load.

I'll also give it to you that Luner Lake leaks look good; however, lets not get too carried away here. If it turns out to be true that LLK has better performance than Zen 5, it will have done it due to Intel paying much higher prices for a better process node for the CPU die than AMD is paying for on Zen 5. FWIW, I remain skeptical that LLK is going to "spank" Zen 5 at all. Sure, it will have better multi-thread performance since it has access to more full cores than does Zen 5. Since AMD already has a larger core count version of their Zen 5c CCX on N3E, I wouldn't get too excited about the laptop and desktop LLK besting Zen 5 on a more expensive and more dense process. I certainly wouldn't go all the way to saying Intel has a "better CPU design".

I also find it interesting that suddenly multi-core benchmarks are so important to Intel on the laptop and desktop where before, these were de-emphasized by many (I assume because AMD did better in them). I suspect that AMD will be focusing on their single threaded performance (which still looks good against LLK I believe) and gaming performance once Zen 5 X3D chips come out.

Intel did a great job introducing asymmetric processing with the "big-little" concept. Caught AMD off guard there for sure. Still, one could easily argue that a Zen 5c core is superior to a LLK efficiency core. Intel simply put more E cores on a die than AMD is currently willing to do as it would require AMD pay for a more dense process node as well.

In the server market, AMD will still hold the core advantage with Turin .... and each of the E cores in Turin will have SMT providing an additional 30% performance. I am guessing that Turn will actually out perform Intel's planned 288 core Xeon, but I could be mistaken as many other factors will be in play other than individual core performance.

Does anyone know the relative die size of a N3E Zen 5c to an intel E core on N3E? I would love to look at the performance per die space comparison.
 

511

Senior member
Jul 12, 2024
304
201
76
I also find it interesting that suddenly multi-core benchmarks are so important to Intel on the laptop and desktop where before, these were de-emphasized by many (I assume because AMD did better in them). I suspect that AMD will be focusing on their single threaded performance (which still looks good against LLK I believe) and gaming performance once Zen 5 X3D chips come out.

Intel did a great job introducing asymmetric processing with the "big-little" concept. Caught AMD off guard there for sure. Still, one could easily argue that a Zen 5c core is superior to a LLK efficiency core. Intel simply put more E cores on a die than AMD is currently willing to do as it would require AMD pay for a more dense process node as well.

In the server market, AMD will still hold the core advantage with Turin .... and each of the E cores in Turin will have SMT providing an additional 30% performance. I am guessing that Turn will actually out perform Intel's planned 288 core Xeon, but I could be mistaken as many other factors will be in play other than individual core performance.
Depends 192 core will have something cut out of them so performance will be slightly lower vs Vanilla Zen 5 also there will be workloads where 192 core will lose to 128 core also 288C/T SRF vs 192/384T will bw intresting but intel will loose some and win some Clearwater forest has chadmont so i am pretty sure it will be quite performant vs Zen 5C
Does anyone know the relative die size of a N3E Zen 5c to an intel E core on N3E? I would love to look at the performance per die space comparison.
Nope but Intel's E core would be smaller if we go by history
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |