- Jul 27, 2002
- 13,217
- 600
- 126
You can add all kinds of additional silicon and still stay within the thermal budget as long as you don't try to run all of it constantly. If the third CPU core never turns on when the GPU is under heavy load, it's probably not an issue.
If it is never going to be turned on, then it will not be added. If it is going to be used less than 10% of the time, they will probably look for ways to increase performance without increasing the cost by 50%. (obviously 50% is not a scientific value here but you get the idea)
And arguably A9 is already a triple-core SOC if you count the so-called "Motion Processor." If my memory serves, the "Motion Processor" is some sort of modified Cortex-Mx, making the configuration 2+1 big.LITTLE. (heh)
That is probably a stretch, but the point that I am making here is that no one leaves performance on the plate in the current mobile SOC market. Saying that Apple can add another core "easily" to improve performance is akin to saying that Qualcomm can add more cache "easily" to improve performance. The A9 appears to be a milestone in the history of mobile SOC, but we need to maintain some perspective, IMO. So that leads us to..
Chipworks x-ray'ed the A9!
http://www.chipworks.com/about-chipworks/overview/blog/inside-the-iphone-6s
Apple’s new A9 processor is the APL0898, and it’s ~8.7 x 10.7 mm, or ~94 mm2, which agrees with our 80% shrink guesstimates. Maybe that’s a reflection of the 14/16 nm processes only shrinking the transistor dimensions, not the metallization, maybe it means that Apple have crammed more in there (probably both). And it seems to confirm our postulated 8MB of L3 cache. (emphasis mine)
3MB L2 and 8MB L3!@#&@$%^? That is more cache than non-workstation desktop CPUs have! This chip is truly a monster. Chipworks is not confident whether it is Samsung's 14nm or TSMC's 16nm. Maybe it is TSMC after all?