Discussion RDNA4 + CDNA3 Architectures Thread

Page 51 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

DisEnchantment

Golden Member
Mar 3, 2017
1,747
6,598
136





With the GFX940 patches in full swing since first week of March, it is looking like MI300 is not far in the distant future!
Usually AMD takes around 3Qs to get the support in LLVM and amdgpu. Lately, since RDNA2 the window they push to add support for new devices is much reduced to prevent leaks.
But looking at the flurry of code in LLVM, it is a lot of commits. Maybe because US Govt is starting to prepare the SW environment for El Capitan (Maybe to avoid slow bring up situation like Frontier for example)

See here for the GFX940 specific commits
Or Phoronix

There is a lot more if you know whom to follow in LLVM review chains (before getting merged to github), but I am not going to link AMD employees.

I am starting to think MI300 will launch around the same time like Hopper probably only a couple of months later!
Although I believe Hopper had problems not having a host CPU capable of doing PCIe 5 in the very near future therefore it might have gotten pushed back a bit until SPR and Genoa arrives later in 2022.
If PVC slips again I believe MI300 could launch before it

This is nuts, MI100/200/300 cadence is impressive.



Previous thread on CDNA2 and RDNA3 here

 
Last edited:

SolidQ

Senior member
Jul 13, 2023
521
605
96
I wouldn't care that RT is not any faster than RDNA3
I think weakest part of AMD RT is Heavy RT and Path Tracing. Light RT is fine.
If RDNA4 like 3-3.5x times faster in Path Tracing, that gonna be on par with 4070ti or slightly faster.

Depends entirely on the benchmark.
If RT like 35% avg, that fine, only question is Path Tracing
 
Last edited:

Tigerick

Senior member
Apr 1, 2022
695
602
106
There's zero chance they're naming a new architecture with the same 7000 series.
Except there are lesser and lesser evidence that RDNA4 GPUs are using next gen components:

1. N3E - Initially RDNA4s are rumored to use N3E, later confirmed to use N4P with integrated IF. And there are pretty smaller die size, around 250mm2 for N43.
2. GDDR7 - No longer true cause HVM of GDDR7 only started end of next year and RDNA4s are supposedly debut at early 2024.





I believe most of the leaks are from same source as shown with slide from RGT and also MLID (although he did not mention N43/N44/N48 codenames). I can't help but think it is same hypes as last time about Phoenix was having 9TF of FP32 which ended up half of that.

Without GDDR7, I expect 7700 to come with GDDR6 and 48MB IC, then we could deduct 3 x 37mm2 = 111mm2 from rumored 250mm2. End up about 130mm2 versus 200mm2 of N32 (60 CU/RA), we could guess how many CU new die of RDNA4 is having...
 
Last edited:

Tigerick

Senior member
Apr 1, 2022
695
602
106
CP2077 and Alan Wake 2?
How about I show you the potential CP2077's RT performance figures instead of the pep-talk others are giving:-

Here's TPU performance review of Phantom Liberty, I summarized the figures below:-

1920 x 1080 RTRT coresFPSFPS / RA
RX 7900XTX2nd Gen 96CU49.70.52
RX 7900XT2nd Gen 84CU44.10.525
RX 7800XT2nd Gen 60CU34.60.58
RX 7700XT2nd Gen 54CU30.90.57
RX 7700 ?3rd Gen 40CU~ 25.60.58 * 1.1 = 0.64
RX 6700XT1st Gen 40CU21.10.53
RX 7600XT ?3rd Gen 32CU~ 20.50.58 * 1.1 = 0.64
RX 76002nd Gen 32CU14.80.46
RX 6600XT1st Gen 32CU13.40.42

  • Even though RX7600 comes with 2nd Gen of RT cores, the performance is similar to RX6600; they are far slower than 6700XT with 1st Gen of RT cores. I think @TESKATLIPOKA has questioned it before, that's why there is no relationship between generation of RT cores...the same could be said to Shader ISA, it is matter of product positioning. AMD won't make 7600's RT performance faster than 6700XT cause AMD still expect to sell them for a while. Therefore, all the talks about Shader ISA, micro architectural changes are non-sense compared to product positioning, remember that.
  • AMD won't ditch 7700XT and 7800XT which are just released half a year ago, thus N43 and N44 are positioned below N32 not above. Even though N43/44 are using newer Shader ISA and 3rd gen of RT cores, I expect 3rd gen of RT cores are having similar performance of N32's 2nd Gen with maybe 10% better performance due to higher clock speed.
  • RX7600XT with 32CU/RA cores will most likely perform 38% better compared to RX7600, hence the XT naming. The performance has almost reached to 6700XT. Here is the source of better RT performance, it is all due to product positioning...
  • OTOH, RX7700 with 40CU/RA cores will perform better than 6700XT but slower than 7700XT. AMD won't jeopardize sales of N32 cards, thus 40CU seems reasonable amount of CU instead of 48CU. That's why don't expect much performance improvement of RX7700 compared to RX7700XT.
 
Last edited:

Tigerick

Senior member
Apr 1, 2022
695
602
106
I remember @DisEnchantment has questioned about the positioning of the RDNA4 before:-

I am just wondering why replace lower end/midrange parts with new architecture? I would expect current lower midrange 7700XT next year will be coming down to 399USD levels. Once NV adjust 4060 prices it will come down.
Which means they don't need RDNA4 at all for next year. They could just create a Strix successor and put RDNA4 inside for 16CUs and call it a day with RDNA4.

And I think I have answers for him, if you guys still not convince, well more signs will follow in the following month...
 

SteinFG

Senior member
Dec 29, 2021
642
773
106
Except there are lesser and lesser evidence that RDNA4 GPUs are using next gen components:

1. N3E - Initially RDNA4s are rumored to use N3E, later confirmed to use N4P with integrated IF. And there are pretty smaller die size, around 250mm2 for N43.
2. GDDR7 - No longer true cause HVM of GDDR7 only started end of next year and RDNA4s are supposedly debut at early 2024.


View attachment 89399


I believe most of the leaks are from same source as shown with slide from RGT and also MLID (although he did not mention N43/N44/N48 codenames). I can't help but think it is same hypes as last time about Phoenix was having 9TF of FP32 which ended up half of that.

Without GDDR7, I expect 7700 to come with GDDR6 and 48MB IF, then we could deduct 3 x 37mm2 = 111mm2 from rumored 250mm2. End up about 130mm2 versus 200mm2 of N32 (60 CU/RA), we could guess how many CU new die of RDNA4 is having...
It's not about the node or the number or CUs or mm of silicon, but the architecture
 
Reactions: Tlh97 and Joe NYC

adroc_thurston

Diamond Member
Jul 2, 2023
3,549
5,116
96
Except there are lesser and lesser evidence that RDNA4 GPUs are using next gen components:

1. N3E - Initially RDNA4s are rumored to use N3E, later confirmed to use N4P with integrated IF. And there are pretty smaller die size, around 250mm2 for N43.
2. GDDR7 - No longer true cause HVM of GDDR7 only started end of next year and RDNA4s are supposedly debut at early 2024.
You're saying wordswords yet they don't mean anything.
It's not about the node or the number or CUs or mm of silicon, but the architecture
Bingo!
 

SteinFG

Senior member
Dec 29, 2021
642
773
106
Since you said about architectural changes, can you confirm the upcoming RDNA4 GPUs going to become RX8000 series? Like RX8600 and RX8700?
Deja Vu, I've just been in this place before.
Higher on the street, And I know it's my time to go.
Calling you, and the search is a mystery.
Standing on my feet, It's so hard when I try to be.
 

Ajay

Lifer
Jan 8, 2001
16,094
8,109
136
It's not about the node or the number or CUs or mm of silicon, but the architecture
They all matter (although #CUs and mm2 are related). The crux is that a bad architecture cannot be fixed. A poor implementation may be able to be fixed - it's a cost/benefit problem. Aside from a situation where a respin of one layer has large gains in yields, it's generally not worth it with today's very expensive validation process and tighter TTM targets.
 

SteinFG

Senior member
Dec 29, 2021
642
773
106
They all matter (although #CUs and mm2 are related). The crux is that a bad architecture cannot be fixed. A poor implementation may be able to be fixed - it's a cost/benefit problem. Aside from a situation where a respin of one layer has large gains in yields, it's generally not worth it with today's very expensive validation process and tighter TTM targets.
I am talking about a completely different topic
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |