(Semiwiki) Intel 14nm Delayed Again?

Page 9 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

witeken

Diamond Member
Dec 25, 2013
3,899
193
106

Interesting. This was Brian Krzanich comment on 450mm in the Q3 earnings call in October:
Timothy Arcuri - Cowen and Company
Got it, great. So just to be specific on the timing on 450, nothing has changed there?

Brian Krzanich - Chief Executive Officer, Director
So let me answer that one. We have not changed our timing. We are still targeting the second, latter half of this decade. We continue to see great value in 450. It brings tremendous economic value to everybody who participates in it. We continue to work with our partners. We are here part of the joint development program in New York, continuing to work on 450. We continue to work with our partners, especially TSMC and Samsung and we are still targeting the back half of this decade. This is a long 10-year program when you really take a look at it. So I think you will get mixed signals throughout those 10 years, take a look at the long-term trend and then really start to understand the economic value here and you will see we will get there in the end.
 

Homeles

Platinum Member
Dec 9, 2011
2,580
0
0
Now that I think of it, it doesn't make sense at all. Altera wouldn't spend hundreds of millions, just to throw it all down the drain.
I thought we already established that semiwiki got no credibility.
I think we established that Daniel Nenni has no credibility. There's a lot of interesting articles on the site. It is sponsored by TSMC, but from what I've seen, the garbage has always come from Dan. Digitimes, on the other hand, is a well-known pile of crap.
Interesting. This was Brian Krzanich comment on 450mm in the Q3 earnings call in October:
The rumor came in December. Charlie Claims he had heard it for weeks prior, so it's possible this all happened not long after that earnings call.
 
Last edited:

witeken

Diamond Member
Dec 25, 2013
3,899
193
106
Maybe TSMC (and Samsung, Global Foundries, etc.) delayed 450mm until 2023? That seems to make sense given how much they're getting further behind Intel.
 

witeken

Diamond Member
Dec 25, 2013
3,899
193
106
The rumor came in December. Charlie Claims he had heard it for weeks prior, so it's possible this all happened not long after that earnings call.

That rumor doesn't make any sense to me, certainly if you look at it from Intel's perspective; they've got all the resources. The reason that is given in the article for why it is delayed doesn't make sense either: "What I heard is that with low fab utilization and the empty fab 42 shell, Intel has pulled all of their resources off of 450mm."

Or as Xbitlabs formulates it, Intel Will Not Reconsider Timing for 450mm Manufacturing.
 

Homeles

Platinum Member
Dec 9, 2011
2,580
0
0
Well, once again, that's still prior to the news that broke out in December. Intel's (and everyone else) reliant on ASML for 450mm, and ASML hasn't exactly been meeting expectations lately.
 

SiliconWars

Platinum Member
Dec 29, 2012
2,346
0
0
Witeken.

Your link -

Paul Farrar, general manager of the G450C consortium, said early work has demonstrated good results and that he sees no real barriers to implementing 450mm wafers from a technical standpoint.
My link -

The first interesting information from the conference floor was that 450mm is being pushed out. What I heard is that with low fab utilization and the empty fab 42 shell, Intel has pulled all of their resources off of 450mm. Intel was one of the key players pushing 450mm and the comments I heard were 450mm won’t be this decade with 2023 as the new introduction date for high volume manufacturing. Some equipment companies appear to be putting 450mm equipment development on hold.
 

lefty2

Senior member
May 15, 2013
240
9
81

Homeles

Platinum Member
Dec 9, 2011
2,580
0
0
Look what else that guys says in the article. He thinks 50% yield rate is bad for a new node. The yield rate typically ramps from 30% - 70%, and only reaches 80% on a mature yield, so 50% would be well above average for a new node.
I wouldn't take website too seriously, they seem to like talking a lot about stuff they don't really understand.
50% is bad. That's a pretty awful yield. There isn't a single person that could tell you with a straight face that TSMC's 20nm, or any process, is ready for HVM with a yield at 50%.

Not coincidentally, there are a dearth of devices built on TSMC's 20nm process. It's not ready for prime time, which is exactly what he's stated.
 

SiliconWars

Platinum Member
Dec 29, 2012
2,346
0
0
I think the foundries do production differently from Intel. Intel won't start high volume until yield reaches a certain high-point but the foundries continue to ramp it over a number of fabs over time. I believe TSMC has already started on 20 SoC in two fabs with another couple coming soon.
 

Homeles

Platinum Member
Dec 9, 2011
2,580
0
0
Well, I'd think it's mostly dependent on the fabless companies. I'm sure they have their own targets for yield before they make their big orders.
 

Homeles

Platinum Member
Dec 9, 2011
2,580
0
0
The main issue is Atom. Merrifield's too late, as is its quad core brother. Intel's not really getting their foot in the door right now, so upcoming 14nm volumes are going to suffer until they can break in. If 14nm Atom becomes a home run, surely Intel will reconsider.

The 2023 date has to be absolute garbage, though. It might be the current target, but a target that far out can just as easily be swung back if things start looking more favorably.
 

lefty2

Senior member
May 15, 2013
240
9
81
50% is bad. That's a pretty awful yield. There isn't a single person that could tell you with a straight face that TSMC's 20nm, or any process, is ready for HVM with a yield at 50%.

Not coincidentally, there are a dearth of devices built on TSMC's 20nm process. It's not ready for prime time, which is exactly what he's stated.
No it's not. 30% is about average for a new node:
http://semiengineering.com/non-visual-defect-inspection-inspection-tech-tomorrow/
As Gartner’s Johnson noted, 30% yield problems at advanced nodes is hardly unusual. In fact some of the large complex die that appeared at 28nm node were rumored to have production yields in the 40% range.
 

SiliconWars

Platinum Member
Dec 29, 2012
2,346
0
0
The empty fab 42 is irrelevant. And I'm not sure why a low fab utilization at 1 point in time would impact such a long-term project.

Again your link points out the reason.

"It boils down to better capital utilization," Mulloy said.

Intel does not have the bottomless pockets you believe they have. They have to pick and choose their targets far more wisely than they have been doing up till now.
 

witeken

Diamond Member
Dec 25, 2013
3,899
193
106
Again your link points out the reason.


Intel does not have the bottomless pockets you believe they have. They have to pick and choose their targets far more wisely than they have been doing up till now.

Intel is already heavily investing in 450mm, and I don't see them decreasing their efforts for 450mm. It gives great benefits, so there's really no reason for them to delay it 5 years further than what they've been saying for a long time.
 

Khato

Golden Member
Jul 15, 2001
1,225
280
136

Which hints at why a non-specific "50% yield rate" figure is completely worthless. If they're getting a 50% yield rate on 500mm^2 monstrosities then they're doing awesome! But if they're getting a 50% yield rate on, say, the 40.3mm^2 SRAM test chip that they provided information on about a year ago then they're not doing so great. (The difference being a minimum of roughly 60 defects per wafer at a 500mm^2 die size versus around 750 at a 40.3mm^2 die size - yes, there can be an order of magnitude difference in defect density while still maintaining a "50% yield rate".)
 

lefty2

Senior member
May 15, 2013
240
9
81
Which hints at why a non-specific "50% yield rate" figure is completely worthless. If they're getting a 50% yield rate on 500mm^2 monstrosities then they're doing awesome! But if they're getting a 50% yield rate on, say, the 40.3mm^2 SRAM test chip that they provided information on about a year ago then they're not doing so great. (The difference being a minimum of roughly 60 defects per wafer at a 500mm^2 die size versus around 750 at a 40.3mm^2 die size - yes, there can be an order of magnitude difference in defect density while still maintaining a "50% yield rate".)
They're obviously not making test chips at this stage. The known products at the moment are A8 and the gobi modem.
 

Khato

Golden Member
Jul 15, 2001
1,225
280
136
They're obviously not making test chips at this stage. The known products at the moment are A8 and the gobi modem.

I didn't claim that they were, I was merely offering examples of known quantities to demonstrate how a general yield rate number is useless without knowing average die size. Even if we assume that they're talking about yields on Apple A8 and Qualcomm MDM9x35 that still leaves at least a 2x swing in defect density since it's relatively safe to assume that A8 will be somewhere around the 100mm^2 mark while MDM9x35 will likely be well under 50mm^2.
 

sxr7171

Diamond Member
Jun 21, 2002
5,079
40
91
A bit off topic, but I'm thrilled that Sony's out of the PC market. What terrible laptops.

Yes all of them except the Vaio Z. With Sony it's always the same. The one high end model makes up for the failings of every other model - it's that good.
 

Mondozei

Golden Member
Jul 7, 2013
1,043
41
86
A question regarding the rumors about the delayed 450 mm EUV to 2023, if this is indeed the case then Moore's law is completely thrown out of the window unless we find a new material and quickly, right? I mean, Moore's law is already slowing but can you even hit 7 nm before the end of the decade without the 450 mm EUV?
 

witeken

Diamond Member
Dec 25, 2013
3,899
193
106
A question regarding the rumors about the delayed 450 mm EUV to 2023, if this is indeed the case then Moore's law is completely thrown out of the window unless we find a new material and quickly, right? I mean, Moore's law is already slowing but can you even hit 7 nm before the end of the decade without the 450 mm EUV?

If 7nm would be possible without EUV, that would require some extra milking of current techniques, like octuple patterning. But I'm quite EUV will be ready (for volume production) at 7nm, because it's very important.

I don't think 450mm is necessary, but it's a good thing because of the money savings (equal to about 1 node, if you can pay it at least).

Lastly, I'm not sure why you think Moore's law is slowing down. According to Intel, they'll start volume production in Q4 2015, exactly 2 years after 14nm was supposed to start volume production. For the dedicated semiconductor companies, the end of Moore's law is pretty close indeed.
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |