- Mar 3, 2017
- 1,729
- 6,486
- 136
Also a very possible explanation 👍I think that makes the most sense. Like I said, if GNR were N4X, that could explain some of the behavior we're seeing with the ES sample over power, but I think the most obvious explanation is that it's an ES and the V/F curve just isn't optimized yet.
No, they don't lmao. The cope is wild 💀
All this means is that we still have yet to have any exact info. Just like the situation was before AMD released these slides.
How many Zen 4 or Zen 5 products will actually run at 1 or 2 watts per core? Maybe some handhelds and some ultra thin and lights? 80-110 watt results will be the most interestingAlmost the same core power, I've got a 1.5W advantage at almost 37W vs his 35.5W.
He still can't get away quite yet. The next increase he will certainly take the lead.
View attachment 103103
Ma fault, I should always take AMD marketing for their word. They have surely never lied before!No, before they released those infos you had no info at all, now it look like the available info doesnt suit either your brand preference or anything else.
Ma fault, I should always take AMD marketing for their word. They have surely never lied before!
Top tier cope smh.
🤡I suggest that you keep the thread clean from what is obviously some bad feeling of yours against AMD.
For the time these are the available numbers, if you have others that are contradictory then post them, in the meantime dont expect any other answer from me.
At ~35 watts core power, if you run EXPO or tune your ram you need about 65-70W PPT to achieve even this level of power. We're only getting this much out of Zen 4/5 because of JEDEC/stock/low FCLK.How many Zen 4 or Zen 5 products will actually run at 1 or 2 watts per core? Maybe some handhelds and some ultra thin and lights? 80-110 watt results will be the most interesting
Based on the Mike Clark interview, it appears they widened the core but it’s not fully optimized, so while on paper there should be more improvement, it’s not realized just yet.I will say this though, after the recent new slides release, it looks like overall, Zen 5 has had the most changes and largest core structure size uplift out of all their previous generations since Zen 1.
And yet the performance gains are whelming, and perf/watt still doesn't look that great either....
Whether this is due to diminishing returns, or just on the design team, who knows, but it appears as if M4's P-core is still the winner of the core wars for 2024.
I would like to see Zen 5C N3 vs M4 though, but I suspect due to Zen 5C on N3 only being available on Turin dense, we will pretty much never get the data we actually want to see.
I heard that it’s N4X a long while ago and that that’s the case because N4X is different from TSMC’s previous X nodes and far more viable. Not completely sure it’s true, though.Wow that's extremely surprising... are we 100% sure its correct? Lol. I haven't seen it reported elsewhere...
What they always do, ask for more than it's worth then steadily lower prices. Water is wet.Ok, so what are they going to do about pricing now?
They said they will optimize it with Zen 6, so we will see. I wonder though, N4P already seems to be pretty close to N3 in perf/watt, if the node itself will bring any real perf/watt gains, except maybe perhaps at the very, very low end of the curve.Based on the Mike Clark interview, it appears they widened the core but it’s not fully optimized, so while on paper there should be more improvement, it’s not realized just yet.
It's very, very likely it's not N4X.I heard that it’s N4X a long while ago and that that’s the case because N4X is different from TSMC’s previous X nodes and far more viable. Not completely sure it’s true, though.
yesI wanna know the clustered decode of zen 5 is still useful without SMT?
As usual it will depend on the selection of games.So I'm confused. AMD themselves said the 7800X3D would still be the best gaming cpu, but now the leaks suggest the 9700X is on par and clearly superior elsewhere. So why would AMD undersell their own new cpu's? There must be more to the story, the full reviews can't come soon enough.
There will be games where X3D will have a big advantage as the game is very cache sensitive. These games will drag the average down quite a bit.So I'm confused. AMD themselves said the 7800X3D would still be the best gaming cpu, but now the leaks suggest the 9700X is on par and clearly superior elsewhere. So why would AMD undersell their own new cpu's? There must be more to the story, the full reviews can't come soon enough.
be so fcking fr dude, I noticed that too 💀No good can come of AMD referring to their AVX blocks as "AI datapaths." Ew ew ew.
I'm guessing they will be around the same, ARL roughly ties Zen 5, and Zen 5X3D clean sweeps with a ~15%-20% lead.So I'm confused. AMD themselves said the 7800X3D would still be the best gaming cpu, but now the leaks suggest the 9700X is on par and clearly superior elsewhere. So why would AMD undersell their own new cpu's? There must be more to the story, the full reviews can't come soon enough.
As @coercitiv said, yes, they actually answered that in the interview, imma SS chips and cheese's article here:I wanna know the clustered decode of zen 5 is still useful without SMT?
Based on the Mike Clark interview, it appears they widened the core but it’s not fully optimized, so while on paper there should be more improvement, it’s not realized just yet.
I think it was done because the gains will be bigger in the enterprise / ai space and that is where the money is currently not desktop.It's sad AMD went all-in for AVX512 with Zen 5. Zen 4's approach could have stuck with us for more than a single generation.
When every thread has been used ,every thread use just 1*4 decoder(from 2*4 to 1*4),the IPC should decline?be so fcking fr dude, I noticed that too 💀
I'm guessing they will be around the same, ARL roughly ties Zen 5, and Zen 5X3D clean sweeps with a ~15%-20% lead.
As @coercitiv said, yes, they actually answered that in the interview, imma SS chips and cheese's article here:
View attachment 103107
When every thread has been used ,every thread use just 1*4 decoder(from 2*4 to 1*4),the IPC should decline?