Question Zen 6 Speculation Thread

Page 98 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

StefanR5R

Elite Member
Dec 10, 2016
6,379
9,808
136
@naukkis, I am too cheap to look up the original slide set. But here is some 2nd hand info:
AMD said:
The "Zen 3" and "Zen 4" L3 "ring" fabric topology [5] is replaced by a mesh topology which reduces latency and increases bandwidth, especially for configurations with higher core counts.
(TechTechPotato video at 00:56:52)
The subsets of slides which some 3rd parties published do not detail the exact topology of the Zen 5c server CCX.

So, AMD speak explicitly of a mesh. On the other hand, they kept speaking of a ring WRT Zen 3 and 4's CCX, while it is actually a ring with undisclosed extras.
(Dr. Ian Cutress: Does an AMD Chiplet Have a Core Count Limit?)
 
Reactions: GTracing

Kronos1996

Member
Dec 28, 2022
63
100
61
I think AMD will Keep It Simple with Zen 6. 24 cores and ~10% IPC increase, maybe a few hundred MHz frequency increase under load due to lower power with the new node. Put it all together and you've got a solid bump from Zen 5.
Agreed, IPC won’t be the focus but I still expect above average single-core gains. Zen 4 was a very similar situation. Built on Zen 3’s new core and ramped everything up to 11. The final result was 25% higher single-core performance and only half of that was IPC (13%.) Huge clock-speed bumps and of course faster ram (DDR5.)

Zen 5 is also a new core, probably the most radical redesign they’ve done. Mike Clark said he’s very pleased with how it turned out but especially how much room it has for future growth. Zen 6 will build on that while adding new packaging and a new IOD for faster memory while jumping two nodes. Given all that, anything less than 20-25% single-core improvement would be a disappointment.
 

Kronos1996

Member
Dec 28, 2022
63
100
61
Ahh.

I am still betting that the Zen 6 DC dense version (whatever they call it) will have several 32c Zen 6c CCD's ... made on N2 of course.

I am still not convinced that AMD will use N2 for desktop and laptop though. We will see.
Why wouldn’t they? Silicon cost isn’t an issue for a ~70mm2 die and 2nm shouldn’t cost much more than N3P while offering bigger performance improvements. IIRC it may offer better yields longterm as well. N3 pushes FinFet to the absolute limit. Which is why it had issues and offers below-average improvement for a new node.

With Intel Foundries back on track and 18A looking to match or exceed 2nm, AMD should be more aggressive with nodes. Surely Intel Products will figure out how to design a competent core eventually? Banking on that handicap long-term would be unwise.

Also, Mike Clark said designing Zen 5/5C for two nodes in parallel was a nightmare. Strongly doubt they wanna repeat that experience. For what benefit? An N3P CCD that’s $10 cheaper?

(Latest TechTechPotato livestream they estimated an N2 CCD costs $45-54 at a wafer cost of $25K-30K. That’s a worst case scenario using early yields and worse pricing than AMD probably pays. N3 wafers are rumored to cost $18K-20K so the same size die would be $33-36. However, that ignores the fact that the N3 die would have to be bigger due to worse transistor density.)
 
Reactions: Gideon

Hulk

Diamond Member
Oct 9, 1999
5,083
3,580
136
With Intel Foundries back on track and 18A looking to match or exceed 2nm, AMD should be more aggressive with nodes. Surely Intel Products will figure out how to design a competent core eventually? Banking on that handicap long-term would be unwise.
I really hope 18A is going to put Intel back on the map from a fab point-of-view. It's been so long since they've had a fab win. Needless to say, they need it.
 

Gideon

Golden Member
Nov 27, 2007
1,989
4,919
136
my guess N2X gonna be ~20% more speed at same power

adjustable on runtime between perf/power or its fab design choices?


combine IPC increase with big node jump and bigger CCDs and you have Zen 60%
Stop with the delusional takes, it gets tiresome. Zen6 might very well be the better product (I hope so) but there is absolutely no evidence suggesting N2X will have 20% better performance (not density) than 18A.

It might be in the ballpark but suggesting it's flat out better by 20% is ignorant fanboyism. Will we se you publicly eat crow, when this instead turns out to be accurate?


More likely you'll just shift some goalposts
 

Hulk

Diamond Member
Oct 9, 1999
5,083
3,580
136
Stop with the delusional takes, it gets tiresome. Zen6 might very well be the better product (I hope so) but there is absolutely no evidence suggesting N2X will have 20% better performance (not density) than 18A.

It might be in the ballpark but suggesting it's flat out better by 20% is ignorant fanboyism. Will we se you publicly eat crow, when this instead turns out to be accurate?


More likely you'll just shift some goalposts
I think that was in comparison to N3E not 18A perhaps?
 
Reactions: fastandfurious6

fastandfurious6

Senior member
Jun 1, 2024
485
627
96
Stop with the delusional takes

delusional?? me? but I'm the prophet!

yes the comparison is to N3E (as the graph shows) and numbers will be much higher over Zen 5 (N4P)

that being said, my prediction is Intel A18 ~= TSMC N3, so it might also be comparison to A18 lol!
 
Last edited:

OneEng2

Senior member
Sep 19, 2022
480
703
106
I think AMD will Keep It Simple with Zen 6. 24 cores and ~10% IPC increase, maybe a few hundred MHz frequency increase under load due to lower power with the new node. Put it all together and you've got a solid bump from Zen 5.
As optimistic as I would like to be on this one, I think you are likely correct. This is doubly true if I am right about AMD sticking to N3P for desktop Zen 6.
I don't think N2X is, uh, "lower power".
Anything N2 is going to be significantly lower power than the current N4P Zen 5. Not sure where you are coming from here.
Why wouldn’t they? Silicon cost isn’t an issue for a ~70mm2 die and 2nm shouldn’t cost much more than N3P while offering bigger performance improvements. IIRC it may offer better yields longterm as well. N3 pushes FinFet to the absolute limit. Which is why it had issues and offers below-average improvement for a new node.

With Intel Foundries back on track and 18A looking to match or exceed 2nm, AMD should be more aggressive with nodes. Surely Intel Products will figure out how to design a competent core eventually? Banking on that handicap long-term would be unwise.

Also, Mike Clark said designing Zen 5/5C for two nodes in parallel was a nightmare. Strongly doubt they wanna repeat that experience. For what benefit? An N3P CCD that’s $10 cheaper?

(Latest TechTechPotato livestream they estimated an N2 CCD costs $45-54 at a wafer cost of $25K-30K. That’s a worst case scenario using early yields and worse pricing than AMD probably pays. N3 wafers are rumored to cost $18K-20K so the same size die would be $33-36. However, that ignores the fact that the N3 die would have to be bigger due to worse transistor density.)
I don't think it is about absolute performance anymore. If AMD wants absolute performance, it will be filled by Threadripper, not with their standard desktop offerings (or laptop offerings). From a strategic point of view, AMD is beating the crap out of Intel by making competitive products that are much less expensive for them to make.

In engineering, it isn't all that difficult to create a superior product if the price of that product is not a consideration. We did put a man on the moon in the 60's after all.

I think Intel's Total Cost of Ownership for 18A is going to be beyond prohibitive. I believe it will be very performant, but not cost effective. Intel is bleeding money badly. They need to start thinking much more like AMD and think about the COST of architectural decisions, not JUST the performance.

Think about the REAL reasons AMD is ahead.
  1. Higher yields and lower cost per die through chiplets (and the architectural enhancements in the core and interfacing that keeps the performance high despite the higher connection latencies).
  2. HPC dominance through the Threadripper product offering
  3. DC dominance through Turin and Turin D by use of a very effective IOD and multi-channel memory feeds.
It isn't at all just the transistor technology anymore. Intel desperately needs to understand this IMO.
 

Philste

Senior member
Oct 13, 2023
294
473
96
Saying Arrow Lake is on top of Zen 5 is quite a stretch, especially when you consider it has a full node advantage and 50% more cores,
Calling N3B vs N4P/N4X (or whatever AMD really uses) is also quite a stretch. It's maybe a low single digit advantage for N3B at best, and with DTCO AMD might even have the better process. You could also argue that AMD has 33% more threads and so on.

I would say ARL and ZEN5 are pretty much on par as a whole, if we exclude X3D I would say ARL is ahead, if we just look at X3D, X3D is ahead. Overall its quite remarkable how close these CPUs are in most things, while being a completely different approach to most things.
 

naukkis

Golden Member
Jun 5, 2002
1,004
843
136
@naukkis, I am too cheap to look up the original slide set. But here is some 2nd hand info:

(TechTechPotato video at 00:56:52)
The subsets of slides which some 3rd parties published do not detail the exact topology of the Zen 5c server CCX.

So, AMD speak explicitly of a mesh. On the other hand, they kept speaking of a ring WRT Zen 3 and 4's CCX, while it is actually a ring with undisclosed extras.
(Dr. Ian Cutress: Does an AMD Chiplet Have a Core Count Limit?)

AMD does not describe Zen5 L3 fabric as a mesh anywhere in their slides. What they say that they keep same layout as Zen3/4 but improved latency. And technical details come from whistleblowers months before Zen5 release that they added ladders to their ring fabric - and did it by core pairing - actual fabric is 100% same as before but thanks to core pairing core can send data always on destination side removing need for packed traveling to other side of ring through it's ends, basically halving effective ring length which is pretty much in line what AMD states as their L3 latency improvement 3.5 cycles at 8 cpu ring.

We have die shot. Do research yourself and see how ring-based cpu dies always grow up in one dimension when adding ring stops and good luck finding any mesh-based die growing similarly only on one dimension. And then look that Ze5c die......

 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |